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The objective of the proposed research is to advance the power efficiency of 
wireless neural stimulating systems in inductively powered implantable medical devices 
(IMD).  Several innovative system- and circuit-level techniques are proposed towards the 
development of power-management circuits and wireless neural stimulating systems with 
inductive power transmission to improve the overall stimulation power efficiency.  
Neural stimulating IMDs have been proven as effective therapies to alleviate 
neurological diseases, while requiring high power efficiency and performance for more 
efficacious treatments. Inductive power transmission across the skin is currently the only 
viable solution for providing sufficient power to such IMDs without imposing size and 
power constraints of implanted batteries. Therefore, power-management circuits in IMDs 
should have high power conversion efficiency (PCE) to operate with smaller received 
power from a larger distance. Neural stimulating systems are also required to have high 
stimulation efficiency for activating the target tissue with a minimum amount of energy 
from the inductive link while ensuring charge-balanced stimulation, providing several 
advantages such as a wide range of stimulus energy, a long battery life in an external 
power transmitter (Tx), extended-range inductive power transmission, efficacious and 
safe stimulation, and less tissue damage from overheating.   
The proposed research presents three approaches to design and implement the 
power-efficient wireless stimulating IMDs: 1) optimized power-management circuits for 
inductively powered biomedical microsystems, 2) a power-efficient neural stimulating 
system with adaptive supply control, and 3) a wireless switched-capacitor stimulation 
(SCS) system, which is a combination of power-management circuits and the neural 
stimulating system, to maximize both stimulator efficiency (before electrodes) and 
stimulus efficacy (after electrodes).   
The contributions from this research work are summarized as follows:  
xxii 
 
1. Development of power-efficient active AC-to-DC converters for inductively 
powered applications 
2. Development of an adaptive reconfigurable voltage doubler/rectifier (VD/REC) 
for extended-range inductive power transmission 
3. Development of power-management circuits in wireless biomedical microsystems  
4. Development of a compact distributed stimulating system for multichannel deep 
brain stimulation (DBS)   
5. Development of an adaptive wireless neural stimulating system with closed-loop 
supply control 
6. Development of a wireless capacitor charging system through inductive links 
7. Development of a power-efficient wireless switched-capacitor stimulating (SCS) 
system for electrical and optical stimulation 
8. Proposing a tissue model for electrical stimulation and analysis for energy-
efficient stimulus waveform shape 
9. In vivo animal experiments with the SCS system for electrical stimulation and 















Implantable microelectronic devices (IMD) have already been used successfully 
in the form of cochlear implants to substitute a sensory modality (hearing) that might be 
lost due to diseases or injuries [1]. More recent IMD applications demand higher 
performance and power efficiency to enable very sophisticated treatment paradigms, such 
as retinal implants for the blind or bidirectional cortical brain-computer-interfaces (BCI) 
with sensory feedback for amputees or those suffering from severe paralysis [2]-[5]. 
These IMDs require more power to handle more functions on a larger scale, particularly 
when they need stimulation through a large number of electrodes at high rates, which 
power level is less dependent on the circuit efficiency [6], [7]. Therefore, the new IMD 
power consumption is going to be orders of magnitude higher than traditional IMDs, e.g. 
pacemakers [8].  
In most cases, supplying the IMDs with primary batteries will not be an option 
because of their large volume, limited lifetime, replacement hardship, and cost [9].  
Inductive power transmission across the skin is currently the only viable solution to 
overcome size, cost, and longevity while providing sufficient power to such IMDs [6], 
[10]-[12]. Considering that the temperature at the outer surface of the IMD should not 
increase more than 2 °C for the surrounding tissue to survive [13], it is of utmost 
importance for the inductive link and the IMD power management circuitry to maintain 
very high power transfer efficiency. There are also other applications such as inductively 
powered mobile device chargers, radio-frequency identification (RFID), and near-field 
communication (NFC), in which high power efficiency and robustness through weak 
inductive links are highly desired [14]-[16]. Fig. 1.1 shows some of the aforementioned 





              (a)                                     (b)                                                (c)                                           (d) 
Fig. 1.1. Different applications for inductive power transmission. (a) A cochlear implant [1], (b) A visual 
prosthesis [4], (c) A mobile device charger [14], and (d) An NFC device [16].  
 
The inductively powered IMD can be also utilized for neuroscience research 
applications that are used on freely moving animal subjects, as shown in Fig. 1.2. 
Conventional battery-powered IMDs need to replace internal batteries periodically while 
size and weight of the batteries tether animal’s movements and affect their behavior, 
limiting the long-term awake animal experiments. However, wireless power transmission 
through the inductive link enables the inductively powered IMD to operate for long-term 
uninterrupted electrophysiology experiments on small freely moving animals.      
 
 
Fig. 1.2. Long-term freely moving animal experiment setup with the inductively powered IMD. 
 
In addition to the inductive power transmission capability, the IMDs need to 
adopt aggressive power management schemes to further improve the power efficiency, 








wide range of stimulus energy to the tissue, the power transferred through the inductive 
link is typically limited due to the size constraint of the implantable secondary coil [17]. 
Therefore, to improve the overall efficiency of the inductively powered stimulating IMD, 
the efficiencies of every stage of the power delivery path, such as the inductive link, 
power-management circuit, stimulating system, and even stimulus waveform to the tissue, 
should be maximized by utilizing energy-efficient system- and circuit-level techniques. 
1.2. Background 
The power conversion efficiency (PCE) of the AC-to-DC converter is a key factor 
in improving the overall power efficiency of the system because the received power from 
the inductive link needs to pass through it before being delivered to the IMD. Since the 
rectified output voltage, VOUT, may vary significantly with the changes in coils’ relative 
distance and alignment, a low-dropout regulator (LDO) often follows the AC-to-DC 
converter to provide a constant supply voltage, VDD, to the IMD load.  
Fig. 1.3 shows the inductive power transmission flow from the external power 
source to the IMD through the inductive link [17]. Considering the power flow from the 
external transmitter (Tx) to the IMD load and the potential regulator, the total PCE, ηTotal, 
can be calculated from, 
                                                                         
where ηPA, ηLink, ηACDCC, and ηRegulator are the efficiencies of the power amplifier, inductive 
link, AC-to-DC converter, and regulator, respectively [17]. In Fig. 1.3, ηPA = ηS, ηLink = η1 
× ηT × η2, and ηACDCC × ηRegulator = ηL. Achieving higher PCE (ηTotal) is very important in 
inductively powered applications because it allows IMDs to operate with smaller 
received power from a larger distance. Lower received power also reduces the risk of 
tissue damage from overheating [13]. In the IMD applications, ηLink is limited due to the 
size constraint of the secondary coil [17]. The regulator, on the other hand, already has a 
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high efficiency, ηRegulator, because of its low dropout. Therefore, improving the AC-to-DC 
converter PCE (ηACDCC) is key for safe and power-efficient IMD operation. 
 
 
Fig. 1.3. Inductive power transmission flow from external power source to the IMD [17]. 
 
Among a variety of AC-to-DC converters, passive rectifiers and voltage doublers 
using diode-connected transistors suffer from large forward voltage drops and power 
losses because of their threshold voltages, resulting in low PCE [9], [12], [18]-[21]. A 
bridge rectifier using Schottky diodes has low dropout voltage [22], but it has high 
leakage current and it is not available in a standard CMOS process without extra 
fabrication steps. In addition, its reverse breakdown voltage may not be high enough for 
stimulation applications. Several threshold-voltage (VTh) compensation techniques have 
been proposed to reduce the forward voltage drop by adjusting effective VTh in passive 
rectifiers, voltage doublers, and multipliers [23]-[28]. However, they still need to deal 
with several issues such as sensitivity to process variations, leakage, and back currents.  
Active synchronous rectifiers using comparator controlled rectifying switches are 
currently considered the most promising solutions for increasing the PCE of AC-to-DC 
converters [29]-[42]. In these rectifiers, voltage drop across the main rectifying switches 
is much lower than the diode voltage drop, dissipating less power within the rectifier and 
achieving high PCE. However, those rectifiers suffer from turn-on and turn-off delays of 
comparators at higher carrier frequencies, such as 13.56 MHz in the industrial, scientific, 
and medical (ISM) band, resulting in forward conduction delay as well as back-current 
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power loss. In addition, their peak input voltages, which may be significantly limited by 
weakly-coupled inductive links, need to be always higher than the desired output 
voltages, resulting in lower operating range or higher voltages on the Tx side. To address 
such limitations, comparator-based active voltage doublers have been proposed [43], 
[44]. However, these topologies only operate at low frequencies (<1 kHz) in applications 
such as energy scavenging from vibrations using piezoelectric transducers.  
Therefore, improved active AC-to-DC converters are required for IMDs with 
inductive links that operate within the high-frequency (HF) band, while achieving higher 
PCE with extended power-transmission range. Moreover, the power-management circuits 
in inductively powered IMDs need to accommodate a wider range of coil misalignments 
and distance variations for robust and reliable inductive power transmission.     
Recently, IMDs with stimulating function have been proven as effective therapies 
to alleviate neurological diseases or substitute sensory modalities lost due to diseases or 
injuries [45]-[47]. These implantable stimulators are capable of injecting a designated 
amount of charge into the human body (often the neuronal tissue) by providing a precise 
amount of output current or output voltage for a predefined period. Deep brain 
stimulation (DBS) is one of the most effective examples of such therapies to treat 
Parkinson’s disease, tremor, and dystonia [48], [49]. Today’s DBS devices use large 
primary batteries implanted in the chest area, where there is more space available, and 
their subcutaneous interconnects pass across the neck to reach the electrodes implanted 
deep in the brain, as shown in Fig. 1.4 [50]. Batteries need to be replaced every 2 ~ 5 
years through surgery, and there is always risk of mechanical failure in interconnects due 
to head motion. A head-mounted DBS can eliminate hardship imposed by chest-
implanted primary batteries and long interconnects across the neck, replacing them with 
transcutaneous inductive power transmission from a behind the ear (BTE) rechargeable 





Fig. 1.4. Chest-implanted battery-powered deep brain stimulator [50]. 
 
Fig. 1.5 shows the conceptual configuration of a head-mounted inductively 
powered DBS system as opposed to the conventional chest-implanted battery-powered 
DBS in Fig. 1.4. The external processing unit, which includes a rechargeable battery, 
provides transcutaneous power and data through a pair of loosely-coupled coils. The 
induced AC input across the implanted coil supplies the rest of the DBS implant through 
an efficient power-management unit. The DBS system generates stimulus pulses, which 
are delivered to the stimulation sites via individual leads that are significantly shorter 
than those from the chest area, and therefore, less invasive and more suitable for high-
density DBS [51]. Like other wirelessly-powered IMDs, high power efficiency is 





Fig. 1.5. Conceptual configuration of a head-mounted inductively powered DBS system in which power 
and data are transferred through the inductive link. 
 
Typically, three types of stimulation mechanism have been utilized depending on 
the application: voltage-controlled stimulation (VCS), current-controlled stimulation 
(CCS), and switched-capacitor stimulation (SCS) [52]. While VCS enables power-
efficient stimulation, tissue and electrodes impedance needs to be known accurately to 
control the stimulation charge [52]. Balancing the stimulation charge is quite complicated 
in VCS because the electrode impedance varies over time and position. If the residual 
charge, which accumulates in the tissue following stimulation pulses, exceeds a safe limit, 
electrolysis of extracellular fluid can lead to pH variations, causing both tissue and 
electrode damage [49]. Conversely, CCS has been widely used because of its precise 
charge control and safe operation [53]. However, traditional CCS has low power 
efficiency due to the dropout voltage across the current source, which can result in 
significant power loss depending on the stimulation site voltage. SCS takes advantages of 
both high efficiency and safety by using capacitor banks to store and transfer charge to 






















the IMD size. In addition, a high-efficiency capacitor-charging circuit with an AC input 
is needed to improve the overall DBS efficiency.   
Fig. 1.6 compares various inductively powered stimulating structures, while all 
structures were assumed to provide bipolar and biphasic stimulation through a similar 
pair of electrodes. We have assumed that the inductive link can maintain its peak 
efficiency against reflected impedance variations as stimulator loading changes by 
utilizing a multi-coil inductive link or an adaptive resonant load transformation [55], [56]. 
Here we focus on power efficiency of the stimulating IMD, which can be defined as the 
ratio of the AC input power from the secondary coil to the stimulator output power 
delivered to the tissue.  
The conventional inductively powered CCS in Fig. 1.6a utilizes a rectifier to 
convert the AC input to a DC VREC, followed by a low-dropout regulator (LDO) to 
generate a fixed supply voltage, VDD [47]. This simple structure wastes a large portion of 
the input power across the LDO, which is needed to accommodate VREC variations, and 
the current source, while the loss increases as VSTIM, the required voltage to maintain 
stimulation current constant, becomes smaller. Lee proposed the fixed output rectifier in 
Fig. 1.6b to generate a predefined constant VREC without an LDO [57]. Eliminating the 
LDO reduced the loss, but the CCS loss was still dominant during stimulation, especially 
when VSTIM << VREC.  
The stimulator in [58] utilized a dynamic supply, VIN, from a DC-DC converter as 
shown in Fig. 1.6c. It achieved high efficiency from VCS as well as coarse current 
controllability. However, it still required constant DC input, VREC, from the rectifier, 
which loss should be added to that of the DC-DC converter (ηDCDC = 55 ~ 94%). In Fig. 
1.6d, the inductive power delivered to the stimulator was adjusted through an external 
closed loop, changing VREC to be near the peak voltage of VSTIM, leading to small power 
loss in CCS current sources [59], [60]. However, the external control loop via load-shift-
keying (LSK), which adjusts the inductive power transmission, is prone to interference 
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and can even be interrupted in a loosely-coupled inductive link, while increasing the 
system complexity. The passive rectifier also induced large AC-DC loss, which 
decreased the overall power efficiency [12]. While individually they suffer from their 
limitations, the methods used in these inductively powered stimulating structures may be 










Fig. 1.6. Various inductively powered stimulating structures with (a) the conventional rectifier and 
regulator [47], (b) the fixed output rectifier [57], (c) the dynamic dc-dc converter [58], and (d) the external 
































































































































































































Therefore, the inductively powered stimulating IMD needs to improve its 
stimulation power efficiency by adopting innovative system- and circuit- level techniques, 
while receiving the limited power through the inductive link. Moreover, the shape of the 
stimulus waveform, which is provided to the tissue, can be also adjusted to further 
improve the stimulus efficiency (after electrodes) in addition to the stimulator efficiency 
(before electrodes) [61], [62].      
1.3. Dissertation Outline 
This dissertation has been organized as follows: Chapter 2 presents power-
efficient AC-to-DC converters, which are an active rectifier and active voltage doubler, 
by utilizing offset-controlled comparators for inductively powered applications. Chapter 
3 proposes an adaptive reconfigurable voltage doubler/rectifier (VD/REC) for extended-
range inductive power transmission. Chapter 4 details the power-management circuits for 
wireless power and data transmission in various biomedical microsystems. Chapter 5 
describes a compact wireless neural stimulating system with distributed stimulators for 
multichannel deep brain stimulation (DBS). Chapter 6 provides an adaptive wireless 
neural stimulating system with closed-loop supply control for power-efficient DBS. 
Chapter 7 proposes a novel power-efficient switched-capacitor stimulating (SCS) system 
for electrical and optical DBS. Chapter 8 presents tissue modeling and efficiency analysis 
for various stimulus waveform shapes, while demonstrating in vivo animal experiments 
with the SCS system for both electrical stimulation and wireless optogenetics. Chapter 9 






POWER-EFFICIENT AC-TO-DC CONVERTERS FOR 
INDUCTIVELY POWERED APPLICATIONS 
2.1. Introduction 
In inductively powered implantable medical devices (IMD), the power conversion 
efficiency (PCE) of the AC-to-DC converter is key in improving the overall system 
power efficiency and heat dissipation because all the received power from the inductive 
link needs to pass through it before being delivered to the IMD. With higher PCE, the 
IMDs can operate with smaller received power from a larger coils’ separation, while 
reducing the risk of tissue damage from overheating. 
This chapter presents fully-integrated power-efficient active AC-to-DC converter 
solutions that can be used between the inductive link and the IMD at high carrier 
frequency: active rectifier and active voltage doubler. Each of these AC-to-DC converters 
suits a certain application depending on specs, such as peak input voltage, PCE, dropout 
voltage, operating frequency, delivered power capacity, IMD supply voltage, and power 
transmission range. All AC-to-DC converters utilize active diodes which rectifying 
switches are driven by offset-controlled high-speed comparators to reduce the voltage 
drop and power loss. Offset-control function in comparators can compensate for both 
turn-on and turn-off delays to drive the rectifying switches at optimal times particularly 
in high frequency bands. Hence, the proposed active rectifier and voltage doubler can 
achieve high PCEs at high frequency range of 13.56 MHz. These AC-to-DC converters, 
which are all CMOS compatible, can be utilized in various inductively powered IMDs to 
provide sufficient power through weakly coupled inductive links. 
A generic inductively powered IMD consists of three main components: a power 
transmitter (Tx), an inductive link, and an IMD, as shown in Fig. 2.1. On the Tx side, a 
power amplifier (PA) drives the primary coil, L1, at the carrier frequency, fc. This signal 
is induced on to the secondary coil, L2, through the inductive link, and generates an AC 
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input voltage, VIN, across the resonance circuit, L2 and C2. The L2C2 tank is always 
followed by an AC-to-DC converter to provide the rest of the IMD with a DC output 
voltage, VOUT. A variety of AC-to-DC structures can be used between the inductive link 
and the IMD: passive rectifiers, passive voltage doublers or multipliers, active rectifiers, 
and active voltage doublers, as shown in Fig. 2.1. Each AC-to-DC converter structure 
suits a certain application depending on specifications such as peak input voltage, power 
conversion efficiency (PCE), dropout voltage, operating frequency, delivered power 
capacity, and size of the IMD. 
 
 
Fig. 2.1. Block diagram of an inductively powered implantable medical device (IMD) with emphasis on the 
power transmission through the AC-to-DC converter. 
 
2.2. Active Rectifier 
2.2.1. Active Rectifier Architecture 
The new full-wave active rectifier employs a pair of high-speed comparators 












































































the input voltage of the rectifier, VIN = VIN1 - VIN2, has a sinusoidal waveform. Hence, P1 
and P2 turn on alternatively depending on the polarity and amplitude of VIN.  
 
 
Fig. 2.2. Schematic diagram of our active rectifier including offset-controlled high speed comparators, 
dynamic body biasing, and load shift keying (LSK) back telemetry functions. 
 
When VIN > VThN (the NMOS threshold voltage) and |VIN| < VREC, the positive 
feedback operation of the cross-coupled NMOS pair (N1 and N2) connects VIN2 to VSS 
through N2 and turns off N1. In this case, CMP2 output goes high because VREC > VSS, and 
P2 is turned off. P1 also remains off as long as |VIN| < VREC. When |VIN| > VREC, CMP1 
output goes low and turns P1 on. Therefore, current flows from VIN1 to VREC, and charges 
the rectifier’s resistive/capacitive load (RLCL). In the next half cycle, when VIN < -VThN, 
VIN1 is connected to VSS through N1, N2 turns off, and both P1 and P2 are also initially off 
for the period of |VIN| < VREC. Then, after |VIN| > VREC, CMP2 turns P2 on and current 
flows from VIN2 to VREC to charge the resistive/ capacitive load again.   
To avoid latch-up and substrate leakage problems among P1 and P2, potentials at 
their separated N-well body terminals (VB1 and VB2) need to be the highest potentials on-
chip. We adopted the dynamic body bias control technique from [18] and [63] by 
utilizing auxiliary PMOS transistors, P3 to P6. With this method, VB1 and VB2 are 





























and the output voltage, VREC, of the rectifier.         
2.2.2. Power Conversion Efficiency (PCE) Analysis 
The PCE of the active rectifier depends on the size of the rectifying PMOS and 
the cross-coupled NMOS pairs because these transistors are in the main current path. For 
example, when VIN1 - VIN2 > VREC, P1 and N2 turn on and open a current path to the load, 
as shown in Fig. 2.3. 
 
 
Fig. 2.3. Simplified schematic diagram of the active rectifier depicting the current path and power 
dissipating components when VIN1 - VIN2 > VREC.  
 
In this case, the total lost power, PLoss,total, will be dominated by the switching loss 
of P1 (PLoss,Cgp), Ron loss of P1 (PLoss,Ronp), and Ron loss of N2 (PLoss,Ronn). Since the gate of 
N2 is always connected to the input node of the rectifier, there is negligible switching loss 









gp onp onnLoss total Loss C Loss R Loss R gp REC c p onp eff n onn eff
REC
p gp REC c eff onp onn
L eff
P P P P C V f I R D I R D
V
W C V f D R R
R D
     
 
   
 
 
(2.1)                
where C
*






























MHz), Deff is the effective duty cycle including comparator delays, and Wp is the width of 
P1.  
In this design, we have assumed Wn = Wp for the sake of simplicity. However, we 
have also proven in [64] that the optimal size ratio of the PMOS and NMOS transistors 
can be found from,  
 
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where Kp = μpCox and Kn = μnCox are the PMOS and NMOS transconductances, 
respectively. One should note that even though larger transistor size decreases the Ron 
loss, it increases the switching loss and comparator delays due to the larger gate 
capacitance. Therefore, the main rectifying transistors have an optimal size for minimum 
power dissipation depending on fc and RL, which should also comply with the total chip 
area that is allocated to the rectifier [64].    
TPHL and TPLH, the turn-on and turn-off delays of CMP1,2, affect the rectifier PCE 
because these delays hinder P1,2 switches from turning on and off at proper times and 
cause back current. Our model considers the size of the rectifying transistors and 
comparator delays to estimate the maximum PCE. In the Appendix, we have defined Wp, 
Ronp + Ronn, and Deff as functions of the switching duty cycle (D), TPHL, and TPLH, and 
differentiated (2) with respect to D to minimize PLoss,total. With the power loss from (2), 









                                             (2.3) 
where PLoad is the output power, and PComparator is the total power consumption of each 
comparator excluding the charging and discharging power consumption of  P1,2 gates, 
which has already been considered in PLoss,total.  
Fig. 2.4 shows the calculated rectifier PCE vs. Wp for various comparator delays, 




Fig. 2.4. Calculated rectifier power conversion efficiency (PCE) vs. Wp depending on the comparator 
delays when VREC = 3.2 V and RL = 500 Ω. Curve-a: TPHL = 0 ns and TPLH = 0 ns, Curve-b: TPHL = 5 ns and 
TPLH = 0 ns, Curve-c: TPHL = 0 ns and TPLH = 3 ns, Curve-d: TPHL = 3 ns and TPLH = 3 ns, Curve-e: TPHL = 0 ns 
and TPLH = 4 ns, and Curve-f: TPHL = 4 ns and TPLH = 4 ns.  
 
In this calculation, we assume that PLoad = 20 mW, VREC = 3.2 V, RL = 500 Ω, 
and PComparator = 0.1 mW, which are based on the simulation results. It can be seen that 
with Wp = 2100 μm and TPHL = TPLH = 0 ns, the rectifier achieves the highest PCE of 
92%. This is the theoretical upper limit for the PCE that can be obtained by choosing 
optimized transistor width and eliminating the effect of comparators’ delay by utilizing 
offset-controlled high speed comparators that are described in the next section. 
2.2.3. Offset-controlled High-speed Comparators 
In order to drive the large rectifying PMOS transistors at high operating frequency 
of 13.56 MHz, high speed comparators with low power consumption and high driving 
capability are required. Typically, the comparator operating speed is limited by its 
propagation delay, TP, which is how quickly the output responds to a change at the input. 
In this rectifier application, the comparator propagation delay adversely affects the PCE. 
Due to TPHL, the comparators turn P1,2 on too late and reduce the input power that could 
otherwise be transferred to the load during this delay. Moreover, due to TPLH, 
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the secondary coil when VIN < VREC. 
Since it is not possible to reduce TP to zero, in order to overcome such limitations, 
we have utilized offset control function in the high speed comparators used in this 
rectifier. Fig. 2.5 shows the block diagram of this comparator, which consists of a 
common-gate type comparator (CG Cmp), two offset-control blocks (OffsetF and OffsetR), 
and current-starved (CS) inverters. Offset-control blocks inject a programmable offset 
current, OSF and OSR, to the inputs of the CG comparator alternately depending on the 
state of the VOUT feedback signals, FBF and FBR. Therefore, VOUT expedites the falling or 
rising transition by sensing them ahead of time. 
 
 
Fig. 2.5. Block diagram of the high speed comparator employing offset control functions for both falling 
and rising VOUT transitions.  
 
Fig. 2.6 shows the schematic diagram of the high speed comparator with two 
offset-control functions, OffsetF and OffsetR. Without considering offset-control blocks 
and CS inverters, it basically works as a simple common-gate comparator with start-up 
capability [29]. Two input voltages, VREC and VIN1, are applied to the sources of input 
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Fig. 2.6. Schematic diagram of the high speed comparator with two offset-control functions, OffsetF for the 
VOUT falling edge and OffsetR for the VOUT rising edge. 
 
When VIN1 > VREC, the current flowing through P8 becomes larger than that of P7. 
Then, the gate voltage of the output inverter, VA, rapidly increases, and VOUT falls to turn 
P1 on. The OffsetF and OffsetR blocks are implemented by using current sources, P13-P14 
and P10-P11, within the comparator, MUXs, and the control switches, P15 and P12. These 
blocks inject offset currents to the comparator inputs alternatively, inducing the desired 
timing. For example, when VOUT is high, P15 turns on, and an offset current flows into the 
comparator positive input branch (VREC) through OSF, causing VA to increase. Therefore, 
VOUT starts to fall earlier before VIN1 exceeds VREC. The offset current is programmable by 
using 2-bit off-chip control signals per offset-control block, CTL0:1 and CTL2:3, in order 
to adjust the rectifier timing in response to process variations. 
2.2.4. Effects of Offset-Control Functions on PCE 
Simulation results depicting the relationship between the PCE and offset-control 
functions are shown in Fig. 2.7. To understand the effects of the offset-control functions 
better, we have overlapped the rectifier input/output voltages, input current, and input 
power waveforms while adjusting VIN amplitude to achieve a constant VREC = 3.2 V for 




































                           (a)                                                        (b)                                                      (c) 
Fig. 2.7. Simulation results of the active rectifier showing waveforms of the input/output voltages, input 
current, and input power with VREC = 3.2 V and RL = 500 Ω, (a) without any offset-control function, (b) 
with only OffsetR function, and (c) with both OffsetF and OffsetR functions.  
 
Fig. 2.7a shows that with no comparator offset-control function in place, the back 
current resulting from the turn-off delay severely degrades the PCE. This back current 
can be prevented by using the OffsetR function, as shown in Fig. 2.7b. Even though 
OffsetR improves the PCE significantly, the input power to the rectifier is still being 
reduced due to the comparators’ turn-on delay, TPHL. Therefore, there is room to further 
improve the rectifier PCE as well as voltage conversion efficiency (VCE) by using both 
OffsetF and OffsetR functions to compensate for TPHL and TPLH delays, respectively. Fig. 
2.7c clearly shows that with both functions in place VOUT transitions happen at the right 
times, and the PCE is maximized. 
Since the offset-control blocks consume additional power to provide the offset 
currents, the power overhead for employing these functions needs to be considered. Fig. 
2.8 shows the simulated comparator power consumption vs. VREC and its break down 
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Fig. 2.8. Simulated power consumption of the comparator vs. VREC showing power overheads for 
employing the offset-control functions (fc = 13.56 MHz, RL = 500 Ω, and CL = 10 µF).  
 
When VREC increases, the power consumption of the CG comparator, curve-(b) 
also increases, contributing a large portion of the comparator power consumption, curve-
(a). This is because both the static current of the CG comparator and the shoot-through 
current of the output inverter increase with VREC. Moreover, since the comparator offsets 
have been tuned for VREC = 3.12 V, power consumption becomes more severe at higher 
VREC. On the other hand, curve-(c), the offset-control blocks’ power consumption shows a 
mild increase when VREC increases. It is because the offset- control blocks consume only 
dynamic power for a short period. For VREC = 3.12 V, the entire high speed comparator 
consumes 135 µW, 40 µW of which is the power consumption of the offset-control 
blocks. The entire comparator power consumption is little affected by the load conditions 
as long as VREC is fixed.  
Since no supply voltage is available before the active rectifier starts its operation, 
it is necessary for the rectifier to have self-startup capability. Our high speed comparator, 
shown in Fig. 2.6, has a common-gate input stage, in which the two comparator input 
voltages, VIN1 and VREC, are also the positive supply voltages. Hence the rectifier 
sinusoidal input voltage, VIN1,2, guarantees that the rectifier reliably starts up even before 
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2.2.5. Measurement Results 
The active rectifier was fabricated in the ON Semiconductor 0.5-μm 3M2P 
standard CMOS process (minimum transistor length of 0.6 μm) for its relatively high 
voltage handling capability. Fig. 2.9 shows the chip micrograph, which includes the 
active rectifier, overvoltage protection circuit, and the low dropout regulator, occupying 
0.4 mm
2
 of the Si area with Wp / Lp = Wn / Ln = 2100 μm / 0.6 μm.  
 
 
Fig. 2.9. Fabricated chip micrograph and its floor plan, including the active rectifier, overvoltage protection 
circuit, and low dropout regulator. 
      
Fig. 2.10 shows the lumped model of the circuit used in the rectifier 
measurements with emphasis on the inductive and capacitive parasitic components, 
which combined with the measurement instrument (oscilloscope) parasitic, cause 
distortion in the measured waveforms at this relatively high operating frequency (fc = 
13.56 MHz). For instance, when the rectifier starts conducting, there is a sudden drop in 
VIN1 - VIN2, and when it stops conducting, the stored energy in the interconnect inductors 
cause a sudden voltage hike across the rectifier inputs. Therefore, it is important to note 
that the voltages measured across the coil or load, VXY, are not exactly the same as those 
measured on the rectifier packaged IC pins, VXY
*
 (LQFP176). For example, Lbond, the 
parasitic inductance of the wirebond, and Lwire, the parasitic inductance of the external 





















and have a peak voltage higher than the sinusoidal input voltages at the secondary coil, 
VIN1 - VIN2.  
 
 
Fig. 2.10. Lumped model of the circuit used in active rectifier simulations, showing capacitive and 
inductive parasitic components of the wire-bond and external interconnects. 
 
Moreover, the instantaneous input current flows into the rectifier through the 
parasitic inductors only during the rectifier turn-on, which is much shorter than one 
operating cycle (see Fig. 2.7c). Therefore, the frequency components, which affect the 
parasitic inductors and distort the voltage waveforms, are effectively much higher than 
the carrier frequency at 13.56 MHz. Unfortunately, this effect has not been considered in 
the recent literature on active rectifiers, and consequently, depending on how the 
measurements are done, the reported results on the rectifier efficiency might have been 
optimistic.  
Fig. 2.11 shows the active rectifier measured input and output voltage waveforms. 
In these measurements we refrained from directly probing VOUT because it could load and 
affect the comparator performance. Instead, CL was reduced from 10 F to 100 pF to 
better show the effects of offset-control functions. For all measurements and simulations 
in this section, we enabled the OffsetR to prevent the back currents. When the OffsetF 
function was enabled, VREC started to increase ~5 ns earlier than without OffsetF. This 










































comparators turn the rectifier on faster to deliver current for a longer time period. 
Therefore, the OffsetF function not only improves the PCE but also reduces the rectifier 
dropout voltage, Vdrop, which is defined as the difference between VIN1,peak
*
 and VREC. 
There is also a small phase shift between the ripple on VREC and VIN1,2
*




Fig. 2.11. Measured waveforms of the input and output voltages of the rectifier with and without the 
OffsetF function (fc = 13.56 MHz, VIN, peak = 4.1 V, RL = 500 Ω, and CL = 100 pF).  
 
We measured the PCE and Vdrop by sweeping 1) VREC, 2) RL connected directly 
across the rectifier, substituting the regulator, and 3) fc. In order to measure the rectifier 
input current, we connected a small resistor, Rsense = 10 Ω, in series with the rectifier 
input as a current sensor and differentially measured the voltage across it. The rectifier 
input power was calculated by integrating the instantaneous product of the input current 
and voltage samples. The output power for the PCE was obtained by measuring the 
VREC,RMS. The peak input voltage, VIN,peak, can be expressed as the sum of VREC and Vdrop. 
Fig. 2.12 shows the measured and simulated PCE and Vdrop vs. VREC with CL = 10 
µF, RL = 500 Ω, and fc = 13.56 MHz. All simulated results in this section are post-layout 
and include the estimated parasitic components of the LQFP176 package (see Fig. 2.10). 
Fig. 2.12a shows that for VREC = 3.12 V, the maximum PCE with both offset-control 
functions was measured to be 80.2% (curve-b), which was slightly lower than the 
VREC w/o OffsetF (Avg. 3V)
VIN1*












maximum post-layout simulated PCE of 84.5% (curve-a) and schematic simulated PCE 
of 87% due to the effects of parasitics and the current sensing resistor. The measured 
PCE without OffsetF (curve-c) is ~10% lower than the PCE with OffsetF. When VREC was 
higher or lower than 3.12 V, the PCE gradually decreased because the comparator offsets 
were only adjusted for VREC = 3.1 ~ 3.2 V. For other VREC values, the comparator offsets 
can be easily readjusted using CTL0:3 in Fig. 2.2.  
 
  
        (a)         (b) 
Fig. 2.12. Measured and simulated (a) PCE and (b) Vdrop vs. VREC when RL = 500 Ω, CL = 10 μF, and fc = 
13.56 MHz. 
 
In Fig 2.12b, the measured Vdrop with OffsetF (curve-b) shows 0.7 V dropout, 
which is 0.4 V higher than the simulated Vdrop with OffsetF (curve-a). This is due to the 
interconnect inductances increasing VIN1,peak
*
 as explained earlier. For example, VIN1,peak
* 
was measured ~250 mV higher than VIN1,peak
 
in Fig 2.10 after shorting Rsense. By including 
these parasitic inductors in our simulations (Lbond + Lwire = 25 nH), we were able to verify 
the cause of Vdrop variations by producing results (curve-d) that were closer to the 
measured Vdrop (curve-b). Vdrop is also affected by the output current, IREC, and PCE. In 
Fig. 2.12b, a higher VREC with fixed RL requires higher IREC through the rectifier, which 
generates a larger voltage drop across the rectifying transistors, increasing Vdrop. 
Furthermore, a rectifier with lower PCE requires more current from the coil to reach a 
certain VREC, which also increases Vdrop. Overall, measured and simulated results clearly 
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          curve-d: Simulated w/ OffsetF 
                          including parasitic L
25 
 
Fig. 2.13a shows the measured and simulated PCE vs. RL with CL = 10 µF, VREC = 
3.12 V, and fc = 13.56 MHz. As RL increases, the rectifier output power for the same VREC 
decreases. Therefore, the rectifier internal power dissipation for switch losses, PLoss,total, 
and comparators, PComparator, become more significant in (4) and reduce the PCE. The 
measured and simulated Vdrop vs. RL in Fig. 2.13b shows that Vdrop decreases by 
increasing RL. It is because larger RL requires smaller IREC, leading to smaller voltage 
drop across the rectifying transistors.  
 
  
        (a)         (b) 
Fig. 2.13. Measured and simulated (a) PCE and (b) Vdrop vs. RL with VREC = 3.12V, CL = 10 μF, and fc = 
13.56 MHz. 
 
Fig. 2.14a shows the measured and simulated PCE vs. fc with CL = 10 µF, VREC = 
3.12 V, and RL = 500 Ω. The transistor dimensions and comparator offsets of our rectifier 
were optimized for operating at 13.56 MHz. Therefore, the PCE decreases at higher 
frequencies due to the comparator delays. At lower frequencies, the PCE also decreases a 
little bit since the fixed comparator offset turns off the rectifier earlier. Fig. 2.14b shows 
the measured and simulated Vdrop vs. fc. Even though IREC is fixed in these experiments, 
the PCE variation by frequency also affects Vdrop. Therefore, lower PCE at higher 
frequencies leads to higher Vdrop.  
Table 2.1 shows the full-wave rectifier benchmarking table, comparing our work 
with previously reported rectifiers. It can be seen that despite its relatively large feature 
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provides the highest measured PCE = 80.2% ever reported at 13.56 MHz, thanks to its 
high speed comparators that are equipped with offset-control functions for both rising and 
falling edges. With an input peak voltage of 3.8 V, this rectifier can deliver more than 20 
mW at VREC = 3.12 V, which is required for high power IMDs such as the implantable 
multichannel wireless neural recording and stimulating system that is being developed in 
GT-Bionics lab [65]. By shortening the connection between L2 and the rectifier input port 
when they are both embedded in an IMD and thus reducing the parasitic components 
shown in Fig. 2.10, we expect the rectifier PCE to move closer to the simulated level of 
87%. Further, migrating to a smaller feature length process is expected to further improve 
the PCE and bandwidth by lowering the threshold voltages and comparator delays. Table 
2.2 summarizes some additional specifications of the active rectifier.  
 
  
        (a)         (b) 
Fig. 2.14. Measured and simulated (a) PCE and (b) Vdrop vs. fc with VREC = 3.12V, CL = 10 μF, and RL = 500 
Ω. 
 
Table 2.1: Full-wave rectifier benchmarking 


















VIN, peak (V) 3.5 5 5 0.8 1.25 2.4 3.8 
VREC (V) 3.22 4.2 4.36 1.8 0.96 2.08 3.12 
RL (kΩ) 1.8 2.8 1 270 2 0.1 0.5 
fc (MHz) 13.56 4 0.1~2 13.56 10 0.2~1.5 13.56 
Area (mm
2
) 0.0055 N/A 0.4 0.83 0.86 0.4 0.18 
PCE 
(%) 
Sim. 87 N/A 90.4 N/A N/A 87 87 










curve-a: Simulated w/ OffsetF
curve-b: Measured w/ OffsetF
























Table 2.2: Additional active rectifier specifications 
VThN / VThP  0.78 V / 0.92 V 
Nominal rectifier output power  20 mW 
Minimum rectifier input voltage  3.2 V (2.9 V
*
) 
Ripple rejection capacitor (CL)  10 μF (ESR = 80 mΩ) 
Output ripple  80 mVpp 
Comparator power consumption   135 μW
* 
 
Comparator turn-on delay with OffsetF  0.75 ~ 1.5 ns
*
 
Comparator turn-off delay with OffsetR  -0.7 ~ 0.5 ns
*
 
Primary coil diameter / inductance (L1)  16.8 cm / 0.88 H 
Secondary coil diameter / inductance (L2)  3.0 cm / 0.41 H 
Size of rectifying switches (Wp / Lp = Wn / Ln) 2100 μm / 0.6 μm 
Total area on chip 0.4 mm
2 
                                       *
From simulation 
 
2.3. Active Voltage Doubler 
2.3.1. Active Voltage Doubler Architecture 
Fig. 2.15 shows the topology of the conventional passive voltage doubler using 
either diodes or diode-connected transistors. It consists of one capacitor, CIN, and two 
diodes, DN and DP, with forward dropout voltages of VDN and VDP, respectively. Rectified 
output voltage, VOUT, is low pass filtered by CL, and supplies the load resistor, RL. The 
sinusoidal input voltage, VIN, generated across the secondary resonance circuit, L2C2, has 
a peak amplitude of VIN,peak. 
 
 
Fig. 2.15. Schematic diagram of the passive voltage doubler using diodes or diode-connected transistors.  
 
 In the passive voltage doubler, VOUT can reach a maximum voltage of 2VIN,peak - 
VDN - VDP because of the dropout voltage across DN and DP. The total dropout voltage of 











                                                                                     
 This equation shows that the diode dropout voltages, VDN and VDP, directly affect 
the voltage doubler output voltage and consequently its PCE. Thus, substituting them 
with fast MOS switches with low on-resistance and leakage would be an effective way of 
reducing VDrop and improving the PCE. 
 Fig. 2.16 shows a simplified schematic diagram of the proposed active voltage 
doubler, in which two pass transistor switches, N1 and P1, are driven by high-speed 
comparators, CMPN and CMPP, respectively. When VVD < VSS, CMPN output goes high, 
N1 turns on with a low dropout voltage, VDS(N1), and CIN is charged to VIN,peak - VDS(N1) in 
the shown polarity. Similarly, when VVD > VOUT, CMPP output goes low, P1 turns on with 
a low dropout voltage, VSD(P1), and current flows through P1 to charge RLCL in the shown 
polarity. Therefore, after a few cycles, VOUT is charged up to 2VIN,peak - VDS(N1) - VSD(P1), 
and the total dropout voltage, VDrop = VDS(N1) + VSD(P1), which results from the 
instantaneous input current flowing through the on-resistance of N1 and P1, will be much 
smaller than that of the passive voltage doubler in Fig. 2.15 (VGS(N) + VSG(P)).  
 
 
Fig. 2.16. Schematic diagram of the proposed active voltage doubler employing high speed offset-

































































 To drive N1 and P1 at high frequencies in the order of 13.56 MHz, comparators 
are equipped with internal offset-control functions that are externally adjustable (CTL0:3) 
to reduce the effects of the comparators’ delay. We have also adopted the dynamic body 
biasing technique from [18] with auxiliary transistors, P3 and P4, automatically 
connecting VBODY to the highest potential between VVD and VOUT.  
 Since the comparators are supplied from VOUT, which is initially at 0 V, it is 
necessary for the active voltage doubler to have startup capability. The startup block in 
Fig. 2.16, which has been described in next section, generates a complementary pair of 
startup enable signals, SU and SUB, depending on the VOUT level to control the startup 
switches, N2 and P2, as well as the comparators. When VOUT is too low to operate the 
comparators, the startup circuit sets SU = high and SUB = low, which turn on N2 and P2, 
respectively, while disabling the comparators. In this condition, both N1 and P1 are diode-
connected to form a passive voltage doubler, which starts charging VOUT regardless of the 
comparators’ status. When VOUT exceeds a certain level that is sufficient to operate the 
comparators, SU and SUB toggle and turn N2 and P2 off, while enabling the comparators 
to normally run the active voltage doubler. 
2.3.2. Circuit Details and Design Considerations 
 CMPN and CMPP need to drive large gate capacitances of N1 and P1 at high 
frequencies, respectively. Thus, key design parameters are drive capability and short 
delay. Comparator delay can reduce the PCE by either decreasing the input power that 
could otherwise be delivered to the load or allowing instantaneous back currents that flow 
from CL back to L2C2 tank when VIN < VOUT. To reduce such delays, we have designed 
improved high-speed comparators with adjustable internal offsets, which basic concept 
was introduced in section 2.2.3. These built-in offset control functions help comparators 
turn their pass transistors on and off at proper times, leading to higher PCE.        
 Fig. 2.17 shows the schematic diagram of two symmetrical high-speed 
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comparators, CMPN in Fig. 2.17a and CMPP in Fig. 2.17b, each of which is equipped 
with three built-in offset-control functions. In Fig. 2.17a, P7-P8, N3-N4, and P15-N7 form a 
common-gate comparator, which input terminals at the sources of N3 and N4 are 
connected to VSS and VVD, respectively. P6 and R1 form a biasing branch, which is 
mirrored on to P7 and P8. Since the gate of the diode-connected N3 is coupled with N4, 
currents flowing through N3 and N4 depend on their source voltages, VSS and VVD, 
respectively. When VVD < VSS, the current flowing through N4 tends to be larger than that 
of N3, P7, and P8. Hence, V1, the input of the P15-N7 inverter rapidly drops, leading to a 






Fig. 2.17. Schematic diagram showing three offset-control functions in high speed comparators, (a) CMPN 































































 Even though common-gate comparators are considered high speed due to their 
low input impedance and simple structure, their speed of operation in our 0.5-µm process 
was not fast enough to drive large capacitive loads (N1 and P1) at 13.56 MHz. Therefore, 
we added Offset-1N and Offset-2N inside CMPN (and their duals in CMPP) in order to 
compensate for the turn-on and turn-off delays, respectively. Offset-1N block is 
implemented using N5 current source, controlled by N6 switch, which can pull additional 
offset current from CMPN output branch, leading V1 to start dropping earlier when this 
offset mechanism is activated by VOS1N = high. Constant Offset-2N has been implemented 
using the size mismatch between P8 and P7. The larger W/L ratio of P8 pushes additional 
offset current into the comparator output branch to increase V1 early. 
 The offset control signal, VOS1N, is provided by an offset control block that 
consists of the current-starved inverter, P16-P17-N8, and other logic gates in Fig. 2.17a. 
When VVD > VSS, VCN = low, and VOS1N = high. Thus, N6 turns N5 on to pull offset current 
in parallel with N4 at a level that is higher than the additional current that is pushed in P8 
by Offset-2N. Therefore, VCN starts to increase earlier to turn on N1 a bit before VVD falls 
below VSS to compensate for the comparator turn-on delay. Once VCN = high, the Offset-
1N block turns off, and the offset current pushing through P8 becomes dominant. As a 
result, VCN starts to decrease earlier to turn N1 off a bit before VVD exceeds VSS to 
compensate for the comparator turn-on delay. In this case, VOS1N goes high after the delay 
generated by the current- starved inverter, which should be shorter than one carrier cycle 
period. Since VOS1N switches to high when VVD is much higher than VSS, it does not cause 
any fluctuation or instability issues through its feedback loop. 
 Sudden variations in VVD may occur with rapid changes in the forward current due 
to interconnect parasitic inductance between L2C2 tank and the voltage doubler. These 
variations may disrupt proper switching of the pass transistors and should be avoided. To 
protect the comparators against such effects, we have added a 3
rd
 offset branch, Offset-
3N, which consists of P9 current source, controlled by P13 switch. When VCN goes low, it 
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takes a while before the current-starved inverter output goes high. During this time, VOS3N 
= low, activating the Offset-3N branch to inject additional current into V1 node and 
prevent VCN from undesired changes due to VVD variations. This will keep N1 off until the 
next carrier cycle. It should be noted that the current-starved inverter delay does not need 
to be accurate, and its changes due to process variations can be tolerated as long as the 
delay time is terminated before the next transition time. 
 In addition, we have added 4-bit off-chip digital control signals, two for each 
comparator, CTL0:1 (CMPN) and CTL2:3 (CMPP), which should be connected to either 
VOUT (high) or VSS (low), to adjust the switching times of the voltage doubler against 
process variations before the chip is used. For example, when CTL0 = low, the reduced 
current in P8 drives node V1 more weakly, delaying VCN decrement and the onset of 
turning N1 off. On the contrary, when CTL1 = low, P10 increases the size mismatch in the 
Offset-2N, VCN increases more rapidly, and N1 turns off earlier. Moreover, startup control 
switches, P12 and N16, are added in CMPN and CMPP, respectively, for a reliable startup 
operation as a passive voltage doubler. These switches turn on during the initial startup 
period and ensure that VCN and VCP are connected to VSS and VOUT, respectively. 
 The active voltage doubler is cable of starting up before its supply rail, VOUT, is 
charged up to the level that is needed for the comparators to operate. The startup circuit 
in Fig. 2.18 reconfigures the doubler circuit as a diode-connected passive voltage doubler 
by generating SU and SUB signals based on VOUT. When VOUT = 0 V, comparator outputs, 
VCN and VCP in Fig. 2.16, are also at 0 V. In this condition, P1 and N1 are diode-connected 
and conduct when VVD > VTh(P1) and VVD < -VTh(N1), respectively, and VOUT starts to charge 
up. In Fig. 2.18, when VOUT < VTh(N22) + VTh(P24), P24 stays off and V3 remains at 0 V 
through R4. SU and SUB follow VOUT and VSS and result in N1 and P1 to stay diode-
connected. During the same period, P12 and N16 in Figs. 2.17a and 2.17b force VCN and 
VCP to be low and high, respectively, further supporting N1 and P1 to be diode- connected. 
When VOUT > VTh(N22) + VTh(P24), N22 turns on creating sufficient voltage across R3 to turn 
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on P24 and pull V3 up. This, SU and SUB become VSS and VOUT, respectively, turning N2 
and P2 off, releasing the comparator outputs, and allowing N1 and P1 to operate as 
switches. Both R3 and R4 have 1 MΩ values to reduce static power consumption. 
 
 
Fig. 2.18. Schematic diagram of the startup circuit, which generates the startup enable signals, SU and SUB.  
 
 Fig. 2.19 shows the simulated waveforms for the self-startup process of the active 
voltage doubler, which guarantees that VOUT is charged up to about 1.4 V before resuming 
its normal operation. Since sub-threshold operation of transistors also conducts a small 
amount of currents, the startup switching voltage may practically be less than the 
theoretical limit of VTh(N22) + VTh(P24).  
 
 
Fig. 2.19. Simulation results showing self-startup capability of the active voltage doubler (VIN,peak = 1.5 V, 



















































P1 & N1: Diode-connected P1 & N1: Switch operation





2.3.3. PCE Optimization with Triple Offset-control Functions 
 The PCE of the active voltage doubler can be expressed as, 
    
    
   
 
     
                        
                                
 where PLoad is the power delivered to the load and PCMP is the internal power 
consumption of comparators excluding the power needed to drive the gates of P1 and N1. 
PTr.sw and PTr.Ron are the power losses in the pass transistors due to gate switching and 
dissipation in Ron, respectively. The sizing of P1 and N1 plays an important role in the 
PCE optimization since PTr.sw and PTr.Ron are affected by W and L of each pass transistor. 
Some of the terms in (2.5) can be approximated by, 
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where Wp and Wn are the widths of P1 and N1, and Cgp and Cgn are the gate capacitance 
per unit width of P1 and N1, respectively. fc = 13.56 MHz is the carrier frequency, and D 
is the operating duty cycle (see Appendix). Ip and In are currents flowing through P1 and 
N1, respectively, and they are assumed to be equal. We also found PCMP at each VOUT 
from simulations (0.1 ~ 0.8 mW), and used it in the PCE analysis.  Lp and Ln are 0.6 μm, 
the minimum length in this process.  
 Even though larger widths of pass transistors decrease PTr.Ron, they increase 
switching losses, PTr.sw, due to larger parasitic gate capacitances. Hence, each pass 
transistor has an optimal size for minimum power dissipation depending on several 
parameters, such as VOUT, RL, and fc. In Appendix, we have derived detailed equations for 
PCE and VDrop while calculating optimal size of pass transistors for target specifications.   
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 To further clarify the effects of offset-control functions on the PCE, in Fig. 2.20a 
and 2.20b we have compared simulation results that show the voltage doubler 
input/output voltages (VVD and VOUT), comparator output voltages (VCN and VCP), and 






Fig. 2.20. Simulation results of the active voltage doubler showing waveforms of input/output voltages and 
input power with VIN,peak = 2 V, RLCL = 1 kΩ || 2 nF, CIN = 2 nF, and fc = 13.56 MHz, (a) without any 



































































































































 In these simulations, we applied an AC voltage of VIN,peak = 2 V at fc = 13.56 MHz 
to the input and connected RLCL = 1 kΩ || 2 nF to the output of the active voltage doubler. 
Fig. 2.20a shows that without offset-control functions, because of the comparator turn-on 
delays, VCN and VCP turn on N1 and P1 too late, respectively. This results in power 
conduction delays through the pass transistors, from L2C2 tank to the load, when VVD < 
VSS or VVD > VOUT. Moreover, comparator turn-off delays result in VCN and VCP turning off 
N1 and P1 too late, inducing back currents flowing from CIN to VSS and from the output 
load to the L2C2 tank, respectively. Both of these effects significantly decrease VOUT (= 
2.4 V) and PCE (= 28%).  
 Fig. 2.20b shows that the abovementioned conduction delays and back currents 
can be significantly reduced using offset-control functions in comparators. Offset-1 and 
offset-2 functions compensate for the turn-on and turn-off delays, respectively, such that 
VCN and VCP can turn on/off their pass transistors at the right time, leading to the highest 
possible PCE. Thanks to these offset-control functions, the active voltage doubler can 
achieve much higher VOUT (= 3.43 V) and PCE (= 80%) with the same VIN,peak and 
loading. Offset-3 function forces VCN and VCP to stay at VSS and VOUT, respectively, after 
their conduction periods in order to provide reliable pass transistor turn-off against 
spurious VVD variations (not shown in these simulations).  
2.3.4. Measurement Results 
 The active voltage doubler was fabricated in the ON Semiconductor 0.5-μm 
3M2P standard CMOS process for its relatively high voltage handling capability. Fig. 
2.21 shows the chip micrograph occupying 0.144 mm
2
 area and the measured input and 
output waveforms of the active voltage doubler under two conditions when (VIN, peak, VOUT) 
= (1.46 V, 2.4 V) and (2 V, 3.2 V). Directly probing the comparator outputs induces extra 
loading, which results in undesired additional delays. Hence, we inferred the underlying 






Fig. 2.21. (a) Fabricated chip micrograph. (b) Measured waveforms of key nodes in the active voltage 
doubler, showing VIN, VVD, VOUT, and VSS for (VIN, peak, VOUT) = (1.46 V, 2.4 V) and (2 V, 3.2 V) when RL = 1 
kΩ, CIN = CL = 1 μF, and fc = 13.56 MHz. 
 
In Fig. 2.16, once VVD exceeds VOUT, P1 turns on, and large current flows from the 
L2C2 tank to charge RLCL load. This forward flow creates a voltage drop across the 
parasitic coil resistance and the interconnect inductance, resulting in a small dip in VVD. 
While P1 is on, VVD = VOUT + IpRonp, which is fairly constant due to large CL and L2 that 
keep VOUT and IP constant, respectively. When P1 turns off, the charging current 
instantaneously stops leading to a small bump in VVD waveform following which VVD 
returns to its normal sinusoidal shape. Therefore, P1 and N1 switching times can be 
estimated from VVD variations, as shown in Fig. 2.21. We considered the peak voltages of 
VIN and VVD when P1 and N1 just turned on or off in order to measure VIN.pp (= 2VIN,peak) 
and VVD,peak, respectively. In these measurements, RL = 1 kΩ, CIN = CL = 1 μF, and fc = 
13.56 MHz. 
 To consider key factors that affect the active voltage doubler performance, we 
measured the PCE and VDrop while sweeping 1) VOUT, 2) RL, and 3) fc. Each panel in Fig. 
2.22, 2.23, and 2.24 shows the calculated, simulated, and measured (in two conditions) 
































models, while providing insight for improvements. Calculated PCE and VDrop have been 
derived from (2.4) to (2.8) and the active voltage doubler model in the Appendix, where 
the switching times are assumed to be ideal. 
 Simulations are post-layout and include estimations of parasitic inductances. To 
measure the input current, we connected a small current-sense resistor, Rsense = 10 Ω, in 
series with the voltage doubler input and differentially measured the voltage across it. PIN 
was then calculated offline by integrating the instantaneous product of the input current 
and voltage samples. VOUT was also measured to calculate PLoad = VOUT
2
/RL. We also 
considered VDrop = VIN,pp - VOUT. 
Fig. 2.22 shows the measured, simulated, and calculated PCE and VDrop vs. VOUT 
for RL = 0.5 kΩ and 1 kΩ, CIN = CL = 1 μF, and fc = 13.56 MHz. In our measurements, the 
highest PCE was 79% achieved at VOUT = 2.4 V, which was the onset of circuit operation 
with 1 kΩ loading.  
 
  
        (a)          (b) 
Fig. 2.22. Measured (a) PCE and (b) VDrop vs. VOUT with RL = 0.5 and 1 kΩ, CIN = CL = 1 μF, and fc = 13.56 
MHz. 
 
Unlike the active rectifier in which the dropout voltage stays more or less constant 
with the PCE generally improving with higher VOUT, we observed increments in VDrop and 
reductions in the PCE with increased VOUT, which is evident in Fig. 2.22. These are some 
































Adjusted for this point
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requires higher input current, resulting in higher power loss (PTr,Ron) in the pass 
transistors. The power dissipation of comparators (PCMP) and gate switching (PTr,sw) also 
increase as the comparator supply voltage, VOUT, increases. Second, it turned out that the 
2-bit offset control that we have included in each comparator was only sufficient to adjust 
the switching times around VOUT = 2 ~ 2.8 V. Therefore, the voltage doubler operation 
was not optimized for VOUT > 2.8 V, resulting in both measured and simulated PCEs in 
Fig. 2.22a to degrade at higher VOUT. It can be observed in Fig. 2.21b that P1 and N1 turn 
off too early when VOUT = 3.2 V, limiting the input power delivered to the load and 
decreasing the PCE. Third, increasing VOUT resulted in higher peaks on VIN and VVD, 
which were also noticeable in Fig. 2.21b, because of larger input current variations and 
more prominent effect of parasitic inductance. When VVD > VOUT + VTh(P1), P1 is forced to 
conduct as a diode-connected transistor even after CMPP tries to turn it off (due to 
suboptimal timing). This forced conduction in saturation region results in more power 
loss in P1, and consequently lowers the PCE. Similarly, if VVD < VSS - VPN-junction, it results 
in substrate leakage in N1 because all NMOS body terminals should be connected to VSS 
in this standard CMOS process. Therefore, some portion of the input current can flow 
through the parasitic PN junction instead of the N1 switch, leading to additional power 
loss.  
 Calculated results in Fig. 2.22a and 2.22b show considerably higher PCE (86%) 
and lower VDrop (0.27 V) compared to both simulated and measured results. Because in 
the theoretical circuit model we have assumed that the comparators turn the pass 
transistors on/off sharply with ideal timing regardless of variations in VOUT, RL, and fc to 
achieve the maximum possible PCE, while the switching times in simulations and 
measurements are optimized for a certain operating condition, VOUT = 2.4 V, RL = 1 k, 
and fc = 13.56 MHz.  
 Fig. 2.23 shows the measured, simulated, and calculated PCE and VDrop vs. RL. In 
Fig. 2.23a, the maximum PCE was achieved with the designated RL = 1 kΩ. As RL 
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increases above 1 kΩ, ILoad drops and PLoad for the same VOUT decreased. Therefore, the 
internal power dissipation (PTr.sw + PCMP) in (2.5) becomes more dominant, reducing the 
PCE. On the other hand, when RL decreased below 1 kΩ, higher input current is required 
to drive the heavy load, increasing PTr.Ron and VDrop, as shown in Fig. 2.23b, and resulting 
in the PCE to decrease. 
 
  
        (a)          (b) 
Fig. 2.23. Measured (a) PCE and (b) VDrop vs. RL with VOUT = 2.4 and 3.2 V, CIN = CL = 1 μF, and fc = 13.56 
MHz. 
 
 Fig. 2.24 shows the measured, simulated, and calculated PCE and VDrop vs. fc with 
RL = 1 kΩ. The comparator offsets of the proposed voltage doubler were designed for 
operation around fc = 13.56 MHz. The PCE in Fig. 2.24a sharply decreased at higher fc 
because the comparator delays became too long and allowed for back current to flow 
from CL back to the L2C2 tank. At lower operating frequencies the PCE decreased again, 
though at a slower rate, due to the fixed comparator offsets and CS inverter delays 
leading the pass transistors to turn off earlier than they should, thus conducting smaller 
amount of power to the load. Fig. 2.24b shows the measured VDrop vs. fc, which is also 
affected by the switching times. Even though VOUT and RL were fixed in all frequencies, 
lower PCE required higher input power to achieve the same VOUT. Therefore, VDrop 







































        (a)          (b) 
Fig. 2.24. Measured (a) PCE and (b) VDrop vs. fc with VOUT = 2.4 and 3.2 V, RL = 1 kΩ, and CIN = CL = 1 μF. 
 
We have measured three different chips, all of which showed similar 
characteristics as in Fig. 2.22 ~ 2.24, where the measured PCE is slightly lower than the 
simulated PCE due to process variations. Since the active voltage doubler has been 
optimized for a certain operating condition, i.e. VOUT = 2.4 V, RL = 1 kΩ, and fc = 13.56 
MHz, the PCE somewhat deviates from its optimal point when the operating condition 
changes. However, the voltage doubler still operates properly with PCE > 74% within the 
range of VOUT (2 ~ 4 V) and RL (0.5 ~ 1.5 kΩ), as long as fc remains at 13.56 MHz. fc is 
unlikely to change, because it is often controlled externally by a crystal-based oscillator 
that drives the power amplifier, shown in Fig. 2.1. The best way to oppose such PCE 
deviations from the optimal point is to form another closed loop around the voltage 
doubler at the system level to monitor VOUT and change CTL0:3 at any operating 
condition via a well-defined search algorithm.  
 Fig. 2.25 shows post-layout simulated power consumption in the key components 
of the active voltage doubler in a pie-chart, when VIN,peak = 1.45 V, VOUT = 2.4 V, RL = 1 
kΩ, CIN = CL = 1 μF, and fc = 13.56 MHz. It can be seen that 80% of the input power has 
been delivered to the load, while the majority of the remaining 20% dissipates in the pass 
transistors (N1 and P1), followed by the comparators (CMPN and CMPP). Losses in N1 




































Power dissipation in CMPN (2.6%) and CMPP (4.6%) include the comparators’ internal 
power consumption as well as the switching loss, which are represented in the model by 
PCMP and PTr.sw, respectively. In addition, the offset-controlled functions in CMPN and 
CMPP consume only 29 μW and 45 μW, which are 0.4% and 0.6% of the total power 
consumption, respectively.  
 
Fig. 2.25. Simulated power consumption pie-chart when VIN, peak = 1.45 V, VOUT = 2.4 V, RL = 1 kΩ, CIN = 
CL = 1 μF, and fc = 13.56 MHz. 
  
Table 2.3 benchmarks several recently reported rectifiers and voltage doublers 
used in various power-management blocks along with the proposed active voltage 
doubler. In rectifiers, a major limitation is that VOUT is always less than VIN,Peak, as 
expected. Passive voltage doublers cannot provide high PCE for the reasons discussed in 
section 2.3.1. Two active voltage doublers have been recently reported in the literature 
for energy scavenging from mechanical vibrations via piezoelectric transducers, which 
are designed to operate at low frequencies in the order of 100 Hz [43], [44]. Even though 
these active voltage doubles offer high PCE, they are not suitable for inductively powered 
biomedical applications, which operate at much higher frequencies through near-field 
inductive links. 
What we have presented in the last column is, to the best of our knowledge, the 
first active voltage doubler that can operate at 13.56 MHz in the ISM-band, providing 2.4 
V of DC supply to a 1 kΩ load from a peak AC input voltage of only 1.46 V, while 
Output Power (80%)
5.84 mW @ VOUT=2.4V
PIN=7.3mW @ VIN,peak=1.45V
CMPP (4.6%)




offering the highest measured PCE of 79%. This is made possible with the accurate 
timing provided by offset-controlled high speed comparators for both rising and falling 
slopes of the carrier signal to maximize the power delivered to the load when turning the 
pass transistors on, while minimizing the back currents when turning them off. Table 2.4 
summarizes the specifications of the active voltage doubler and the inductive link used in 
our measurements.   
 


























































VIN, peak (V) 1.25 3.8 2.3 0.8 11.1 N/A 1.2 1.46 
VOUT (V) 0.96 3.12 2.4 1.8 20 3 2.24 2.4 
VCE (%)
*
 76.8 82.1 52.2 56.3 90.1 N/A 93.3 82.2 
RL (kΩ) 2 0.5 1 270 20 400 0.1 1 
CIN / CL (μF) - / 200p - / 10 1 / 1 N/A - / 1 N/A - / 100 1 / 1 
fc (MHz) 10 13.56 13.56 13.56 13.56 200 Hz 20 Hz 13.56 
Area (mm
2
) 0.86 0.18 N/A 0.83 N/A N/A N/A 0.144 
PCE 
(%) 
Sim. N/A 87 N/A N/A 90.5 95 N/A 80 
Meas. 76 80.2 51 54.9 N/A > 90 83 79 
* Voltage conversion efficiency (VCE) = VOUT / (VIN,peak × multiplication factor)   
** On-chip capacitor. All other CIN and CL are off-chip components. 
 
Table 2.4: Additional active voltage doubler specification 
VTh(N) / VTh(P)  0.75 V / 0.9 V 
Nominal output power  4 ~ 20 mW 
Input capacitor (CIN) / Load capacitor (CL)  1 μF / 1 μF  
Output ripple (RL = 1 k)  22 mVpp 
Comparator power consumption   0.1 ~ 0.8 mW
* 
 
Primary coil diameter / Inductance (L1)  16.8 cm / 0.88 H 
Secondary coil diameter / Inductance (L2)  3.0 cm / 0.41 H 
Pass transistor P1 size (Wp / Lp)  2100 μm / 0.6 μm  
Pass transistor N1 size (Wn / Ln)  1200 μm / 0.6 μm 
Total area on chip  0.144 mm
2 





AN ADAPTIVE RECONFIGURABLE VOLTAGE 
DOUBLER/RECTIFIER (VD/REC) FOR EXTENDED-RANGE 
INDUCTIVE POWER TRANSMISSION 
3.1. Introduction 
Active rectifiers and voltage doublers using synchronous switches have been 
widely used to convert AC input signals to DC outputs for inductively powered 
applications [18]-[44]. Rectifiers require higher peak inputs than the desired outputs, 
which may be temporarily limited by the weak coupling of the inductive links. On the 
contrary, active voltage doublers are capable of generating higher output voltages, but 
their power conversion efficiencies (PCE) are generally lower than active rectifiers with 
similar size. In order to address such limitations, we have proposed a power-efficient 
reconfigurable active voltage doubler/rectifier (VD/REC) for robust wireless power 
transmission through inductive links over an extended range. Both voltage doubler (VD) 
and rectifier (REC) modes are integrated into a single structure, employing low dropout 
active synchronous switches, leading to high PCE. Moreover, by adding an output 
voltage sensing circuit, VD/REC can automatically change its operating mode to either 
VD or REC depending on which one is a better choice for generating the desired output 
voltage to accommodate with a wider range of mutual coil arrangements.  
 Fig. 3.1 shows the block diagram of a wireless power transmission link that 
includes the proposed VD/REC. A power amplifier (PA) drives the primary coil, L1, at 
the designated carrier frequency, (fc = 13.56 MHz), which improves the coils’ quality 
factors (Q) and increases the overall power transmission efficiency, while maintaining the 
sizes of LC components small for implantable applications [17]. Coupled signal across 
the secondary, L2, creates an AC voltage, VIN (= VINP - VINN), across L2C2 which is tuned 
at fc. VD/REC, which follows the L2C2 tank, converts VIN to an automatically adjusted 
DC voltage, VOUT, for supplying the load after regulation. If VIN falls below a certain 
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level, which is determined by comparing a portion of VOUT with a reference voltage, VREF, 
using a hysteresis comparator, then Mode = 1 and VD/REC operates in VD mode. Since 
the voltage doubler can generate the desired VOUT with much lower VIN than the rectifier, 
VD/REC can still provide sufficient VOUT to the load even with decreased VIN. On the 
other hand, if VIN increases above VREF + hysteresis window, then Mode = 0 and VD/REC 
will operate in the REC mode, which can achieve higher PCE than the VD mode while 
generating the desired VOUT.  
 
 
Fig. 3.1. Block diagram of an inductively powered device with emphasis on the wireless power 
transmission through the proposed active VD/REC converter. 
 
3.2. Active VD/REC Architecture 
3.2.1. Concept of the Active VD/REC 
The concept of active VD/REC starts from combining two separate AC-to-DC 
converters, a rectifier and a voltage doubler, into a single structure in which the operating 
mode, REC or VD, is selected by an external mode selection signal. Fig. 3.2 shows the 
conceptual diagram of the active VD/REC converter which consists of the full-wave 










































High power efficiency (PCE)
Mode Key Feature
High output voltage (VOUT)












diodes, D1 and D2, and a cross-coupled NMOS pair, N1 and N2. Either D1-N2 path or D2-
N1 path is activated depending on the amplitude of VINP and VINN to transfer the input 
power to the output filtering capacitors, CF/2. The voltage doubler requires only two 
diodes, D1 and DN1, charging one CF per half cycle depending on the polarity and 
amplitude of VIN (= VINP - VINN). Therefore, VOUT becomes almost doubled compared to 
the peak voltage of VIN. In order for VD/REC to include both structures, D1 is shared, and 
D2 and N2 have enable functions to turn them on/off in the REC and VD modes, 
respectively. N1 operates as part of a cross-coupled pair in the REC mode, while it is 
reconfigured as an NMOS diode, DN1, in the VD mode. VINN and VM are also shorted 
through a switch, N3, in the VD mode. VD/REC utilizes active diodes, D1, D2, and DN1, 
in which rectifying pass transistors are driven by fast comparators to operate as switches 
in the deep triode region with low dropout voltages. Therefore, these active diodes 
dissipate less power compared to passive diodes, leading to higher PCE in both operating 
modes.   
 
 
Fig. 3.2. Conceptual diagram of the active VD/REC converter in which a full-wave rectifier and a voltage 
doubler are combined using active diodes. 
 
3.2.2. Implementation of the Active VD/REC 
Fig. 3.3 shows a simplified schematic diagram of the VD/REC, consisting of 
PMOS and NMOS active diodes, D1, D2, and DN1, in which pass transistors, P1, P2, and 






























minimize AC-DC dropout voltage and power loss. Mode signals, EN and ENB, which are 
derived from the mode control circuit, can reconfigure the VD/REC topology for 
rectification or doubling functions, as shown in Fig. 3.2. In the REC mode (EN, ENB = 0, 
1), gates of N1 and N2 are connected to VINN and VINP, respectively, resulting in a cross-
coupled NMOS pair with positive feedback, while CMPN1 is deactivated. Both PMOS 
active diodes are utilized in this mode, alternating every half cycle to transfer input power 
to the load. For example, when VINP > VINN, N2 turns on while N1 turns off. Then, when 
VINP > VOUT, CMPP1 output goes low turning P1 on with a low dropout voltage. The input 
current in this case flows from VINP through P1 to charge CF/2 and returns back to VINN 
through N2. In the VD mode (EN, ENB = 1, 0), P2 and N2 are always off and CMPP2 is 
deactivated. Only P1 and N1 operate as active diodes, while N3 strongly connects VINN to 
VM for charging the filtering capacitors, CF, one per half cycle, to almost double VOUT in 
reference to VSS. 
 
 
Fig. 3.3. Schematic diagram of the proposed VD/REC employing active diodes to achieve lower dropout 





























































 Since the comparators in active diodes are supplied from VOUT, which is initially 
at 0 V, self-startup capability is a feature necessary in active VD/REC. The startup circuit 
in Fig. 3.3 monitors VOUT and sets SU = EN = ENB = 0 when VOUT is too low. At startup, 
N1 and N2 are cross-coupled through MUXs, and P1 and P2 are diode-connected through 
P3 and P4, respectively, forming a passive rectifier, which charges VOUT regardless of the 
comparators’ status up to the point where VOUT reaches a desired level. Then SU toggles 
to enable VD/REC to operate normally. PMOS body terminals, VB1 and VB2, are always 
connected to the highest potential among VINP,N and VOUT via their body bias circuits.   
3.3. Circuit Details and Design Considerations 
In order to drive large pass transistors at 13.56 MHz, comparators need to have 
short turn-on/off delays, which may otherwise reduce the PCE by either decreasing the 
input power delivered to the load or allowing instantaneous reverse current back from CF. 
We have used high speed comparators with built-in triple offset-control functions to 
expedite VOUT transitions by compensating for both turn-on/off delays, which was 
introduced in section 2.3.  
Fig. 3.4 shows the schematic diagram of the high speed comparator, CMPP, which 
is equipped with three offset-control functions: turn-on, turn- off, and output locking 
offsets. In Fig. 3.4, P6, P7, N7, N8, P11, and N14 form a common-gate comparator, in which 
input voltages (VOUT, VINP,N) are applied to the sources of P6 and P7. Turn-on offset block, 
consisting of P8-P9 current sources and P10 control switch, injects additional offset current 
to force V1 to increase earlier, leading to fast turn-on of P1,2 in Fig. 3.3. The offset control 
signal, VOS1P, deactivates P10 just after turning P1,2 on and activates it again after the 
current-starved inverter (INV1 and N15) delay, which does not need to be accurate as long 
as it is shorter than one carrier cycle. Turn-off offset function utilizes the size mismatch 
between N7 and N8, where the larger N8 pulls additional current from V1 node, forcing V1 
to start dropping earlier to turn P1,2 off at the right time. After the comparator output, VCP, 
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goes high and turns P1,2 off, N11 is activated by VOS2P for the current-starved inverter 
delay time to keep V1 low and prevent VCP from bouncing due to VINP,N variations. CMPN 
has a similar but symmetrical structure. In addition, 4-bit off-chip digital control signals, 
CTL0:1 for CMPP and CTL2:3 for CMPN, are utilized to adjust the switching times of 
VD/REC against process variations. 
 
 
Fig. 3.4. Schematic diagram showing three built-in triple offset-control functions, which are turn-on, turn-
off, and output locking offsets, in our high speed comparator, CMPP. 
 
 In the startup circuit in Fig. 3.5a, when VOUT is very low, P12 turns off and SU 
goes low, resulting in P1 and P2 in Fig. 3.3 to stay diode-connected through P3 and P4, 
respectively. During the same period, both EN and ENB of the mode control circuit in Fig. 
3.5b become low, so all comparators are in the sleep mode while N1 and N2 are cross-
coupled through MUXs, leading the VD/REC to operate as a passive rectifier. With SU = 
ENB = 0, N13 in Fig. 3.4 forces VCP1,2 to be high, further supporting P1 and P2 to be diode-
connected. When VOUT > VTh(N16) + VTh(P12), SU toggles high, turning P3 and P4 off, 
releasing the comparator outputs, and allowing P1 and P2 to operate as switches. The 
mode control circuit consists of two pairs of level-shifters and logic gates, one of which is 
shown in Fig. 3.5b, to level-shift the Mode signal to either VB1 or VB2 (in Fig. 3.3) for 
creating EN and ENB signals, which control various switches at proper voltage levels. In 
Fig. 3.5c, the body bias circuit automatically connects VB1 and VB2 to max(VINP, VOUT) and 













































              (a)                                                               (b)                                                        (c)  
Fig. 3.5. Schematic diagrams of the (a) startup circuit, (b) mode control circuit, and (c) body bias circuit.  
 
3.4. Measurement Results 
VD/REC was fabricated in the ON-Semiconductor 0.5-μm 3M2P n-well standard 
CMOS process, occupying 0.585 mm
2
. Fig. 3.6 shows the chip micrograph and floor plan 
of the VD/REC, low-dropout regulator (LDO), and bandgap reference (BGR). The sizes 
of the main rectifying transistors are as follow: WP1,2 = 3300 μm, WN1,2 = 1800 μm, and 
WN3 = 12000 μm with the minimum length of L = 0.6 μm.  
 
 
Fig. 3.6. Fabricated chip micrograph of the VD/REC in ON-Semiconductor 0.5-μm standard CMOS 




3.4.1. Reconfigurable VD/REC Waveforms 
 Fig. 3.7 shows measured input/output waveforms in the REC and VD modes with 
RL || CF/2 = 1 kΩ || 0.5 µF (no regulator) at fc = 13.56 MHz. The same supply voltage was 
applied to the PA on the primary side to verify the VOUT difference between the REC and 
























resulting in VIN,peak(REC) = 3.35 V and VOUT = 2.7 V. In the VD mode (Mode = 1), VINN is 
shorted via N3 to VM, the middle voltage of VOUT, and VINP goes well above VIN,peak(REC) to 
achieve VOUT = 3.55 V with VIN,peak(VD) = 2.6 V. Large instantaneous input currents flow 
into the VD/REC during the conduction period, inducing the voltage drop across N3, 
which is VINN - VM. VIN,peak(VD) is less than VIN,peak(REC) because of a reduction in the 
inductive link Q-factor due to higher input and output currents in the VD mode.  
 
 
Fig. 3.7. Measured input/output voltage waveforms in the REC (top) and VD (bottom) modes when RL || 
CF/2 = 1 kΩ || 0.5 µF (no regulator) and fc = 13.56 MHz.  
 
3.4.2. Power Transmission Range and PCE Measurements 
In order to verify the benefits of using the VD/REC over a rectifier, we have 
measured VIN,peak and VOUT while sweeping the relative distance (d) and orientation (θ) 
between a pair of coupled coils, L1 and L2, as shown in Fig. 3.8. In this test setup, which 
specifications are shown in Table 3.2, a class-C power amplifier on the transmitter side 
(Tx) drives the inductive link to induce a 13.56 MHz sinusoidal signal across the 
VD/REC.  
<Rectifier Mode: VIN,peak=3.35V and VOUT=2.7V>













Fig. 3.9 shows the measured VIN,peak and VOUT vs. d and θ, and demonstrates how 
using the VD/REC extends the inductive link power transmission range in terms of the 
coils’ relative distance and angular misalignment compared to REC-only. Hysteresis 
window of the off-chip comparator was set to 2.6 ~ 3.7 V, and indicated on the graphs as 
horizontal dashed lines. In the d-sweep test, the VD/REC operates in the REC mode 
when d is small. VOUT drops as d increases, and when d > 5.5 cm, VD/REC switches to 
the VD mode, increasing VOUT by 0.8 V (30.8%). As a result, VD/REC maintains 
sufficient VOUT > 2.5 V for coil separations up to d = 8 cm, compared to the REC-only, 
which fails at d > 6 cm (a 33% improvement). Similarly, VD/REC improved the 
inductive link tolerance to coil rotations by extending the range from θ = 53° (REC-only) 
to 75° (VD/REC) at d = 3 cm (a 41.5% improvement). 
 
 
Fig. 3.8. Test setup for measuring the PCE and input/output voltages of the active VD/REC AC-to-DC 
converter when sweeping the relative coil distance (top) and orientation (bottom). 
 
 To consider the practical conditions in which the output voltage of the VD/REC 
varies due to coil misalignments as well as loading changes, we measured the PCE while 
sweeping VOUT by adjusting the Tx output power delivered to the primary coil, L1. The 
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PCE of VD/REC can be defined as the delivered power to the load over the input power 
from the L2C2 tank. Fig. 3.10 shows the measured PCE vs. VOUT in both REC and VD 
modes with RL = 0.5 kΩ and 1 kΩ at fc = 13.56 MHz. The highest PCEs of the REC and 
VD modes were 77% and 70%, respectively, at VOUT = 3.1 V with RL = 0.5 kΩ. PCE drop 
for VOUT > 3.7 V and VOUT < 2.8 V are mainly due to the pass transistor sizing and 
comparator offsets which were designed for VOUT = 2.8 ~ 3.7 V. The VD/REC still 
operates properly against VOUT variations with PCE > 74% within VOUT = 2.6 ~ 4.3 V in 
the REC mode and PCE > 68.5% within VOUT = 2.5 ~ 3.7 V in the VD mode for RL = 0.5 
kΩ. The VOUT range is determined based on the hysteresis comparator window of 2.6 ~ 
3.7 V. Table 3.1 benchmarks the proposed active VD/REC against several recently 
reported rectifiers and voltage doublers. Table 3.2 provides a few additional 
specifications of the VD/REC and the inductive link used in our measurements. 
 
 
Fig. 3.9. Measured input and output voltages while sweeping the coils relative distance (d) and orientation 


















































































Fig. 3.10. Measured PCE vs. VOUT with RL = 0.5 kΩ and 1 kΩ at fc = 13.56 MHz, leading to the highest 
PCEs of 77% and 70% in the REC and VD modes, respectively.   
 











Technology 0.18µm  0.18µm 0.18µm 0.8µm 0.5µm CMOS 
Structure REC REC Multiplier VD 
Active VD/REC 
VD REC 
VIN, peak (V) 1.25 1.5 0.8 11.1 2.15 3.7 
VOUT (V) 0.96 1.33 1.8 20 3.1 3.1 
VCE (%)
*
 76.8 89 56.3 90.1 72.1 83.8 
RL (kΩ) 2 1 270 20 0.5 
fc (MHz) 10 13.56 13.56 13.56 13.56 
Area (mm
2
) 0.86 0.009 0.83 N/A 0.585 
PCE 
(%) 
Sim. N/A N/A N/A 90.5 75 81 
Meas. 76 81.9 54.9 N/A 70 77 
* Voltage conversion efficiency (VCE) = VOUT / (VIN,peak × multiplication factor) 
 
Table 3.2: Additional active VD/REC specifications 
Nominal output power  6 ~ 37 mW 
Output filtering capacitor (CF)   1 μF 
Output ripple (RL = 0.5 kΩ)  50 mVpp 
Bandgap reference voltage (VREF)  1.187 V 
Primary coil diameter / inductance (L1)  16.8 cm / 0.88 μH 
Secondary coil diameter / inductance (L2)  3.0 cm / 0.41 μH 

























3.4.3. In Vitro Experiments 
Inductively powered IMDs that employ the active VD/REC converter need to be 
hermetically sealed in biocompatible materials and placed in the conductive tissues 
environment with high permittivity, which can affect not only the secondary coil 
characteristics but also the VD/REC performance [68]. In order to emulate the implant 
environment, we conducted in vitro experiments with the test setup in Fig. 3.11, in which 
the secondary coil (L2) was wrapped in a piece of steak (bovine sirloin).  
 
 
Fig. 3.11. Test setup for in vitro experiments that resemble an IMD environment with the secondary coil, 
L2, wrapped in a piece of steak.  
 
Fig. 3.12 shows the measured VIN,peak and VOUT while sweeping the coils’ relative 
distance (d) in the air (Fig. 3.8) and muscle (Fig. 3.11) environments. The muscle 
environment leads to a small reduction in both VIN,peak and VOUT compared to the air 
environment when d is increased. This is because wrapping L2 with a piece of steak 
increases its parasitic capacitance and resistance, leading the quality factor (Q) of the 
secondary coil to decrease and the power loss in its parasitic resistance to increase. 
However, these curves show that using the VD/REC still extends the inductive link 




Fig. 3.12. Measured input and output voltages while sweeping the coils’ relative distance in the air (Fig. 





















































POWER-MANAGEMENT CIRCUITS FOR WIRELESS 
BIOMEDICAL MICROSYSTEMS 
 
The proposed active AC-to-DC converters in chapter 2 have been adopted in 
several wireless biomedical microsystems developed in GT-bionics lab, such as a 
wireless integrated neural-recording system (WINeR) in [65] and an intraoral tongue-
drive system (iTDS) in [69], to provide sufficient wireless power through the inductive 
link while achieving high power conversion efficiency (PCE). Moreover, these 
biomedical systems have been equipped with additional power-management and data 
telemetry functions: 1) low-dropout regulators (LDO) to generate constant supply 
voltages, 2) forward and back data telemetry for bi-directional communication through 
the inductive link, 3) an overvoltage protection circuit for safe inductive power 
transmission, and 4) battery charging and monitoring circuits to provide an alternate 
energy source when the inductive power is interrupted or insufficient.       
4.1. Wireless Integrated Neural-recording System (WINeR) 
4.1.1. Power-management Circuits in WINeR 
Our GT-bionics lab presented an inductively powered 32-channel wireless 
integrated neural recording (WINeR) system-on-a-chip (SoC) in [65], which can be 
ultimately used for one or more small freely behaving animals in neuroscience 
applications. In this system, the inductive powering is intended to relieve the animals 
from carrying bulky primary batteries used in other wireless systems, while enabling long 
recording sessions. In addition, a proposed on-chip high-efficiency active rectifier with 
optimized coils help improve the overall system power efficiency, which is controlled in 
a closed loop to supply stable power to the WINeR regardless of the coil displacements 
[70]. The proposed power-management circuits in the WINeR system also utilized the 
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overvoltage protection circuit to control the inductive power level and the load-shift-
keying (LSK) back telemetry for reverse data communication.  
 Key components that are responsible for inductively powering the WINeR system 
are similar to those used in radio-frequency identification (RFID) systems: power 
transmitter (Tx), inductive link, and the transponding portion of the WINeR SoC, as 
shown in Fig. 4.1. On the power Tx side, which can also be referred to the reader or 
interrogator, a power amplifier (PA) drives the primary coil (L1) at the power carrier 
frequency of fc = 13.56 MHz. We chose this frequency, which is closer to the higher end 
of the acceptable range for implantable microelectronic devices (IMD), 1~20 MHz, to 
enhance the quality factor of the coils, which improve the power transfer efficiency 
(PTE). Another reason was to take advantage of the commercial off-the-shelf (COTS) 
devices that are available for RFID applications for building the reader.  
  
 
Fig. 4.1. Power-management circuits in the WINeR system.  
 
 The power carrier is induced on to the secondary coil (L2), and generates an AC 
voltage across the transponder resonance circuit (L2 and C2). Following the L2C2 tank, 
there is a full-wave rectifier and a low-dropout regulator to generate VREC and supply 
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to the overall power efficiency of this system because all the usable received power for 
the WINeR SoC has to pass through this block. Achieving a high PCE is generally 
important in inductively powered IMDs because it allows them to operate with smaller 
induced power from a longer distance, lowering the heat dissipation on both sides of the 
inductive link, which can cause tissue damage if it results in temperature rise beyond safe 
limits [71]. We utilized a full-wave active rectifier proposed in chapter 2, which is 
equipped with offset-controlled high speed comparators that provide high PCE at high 
frequency (13.56 MHz). Thanks to the offset-control functions that compensate for both 
turn-on and turn-off delays in operating the main rectifying switches, the rectifier 
conducts for the maximum possible period of time and delivers maximum forward 
current to the load, while minimizing the back current. Moreover, the closed-loop power 
control function detects the rectifier output voltage and sends the power level information 
through antennas, while the power Tx adaptively controls the PA supply voltage to 
maintain the WINeR supply voltage constant despite the coils’ coupling variations [70].    
 In addition, the rectifier block has a built-in LSK back telemetry mechanism, 
using short-coil (SC) switches explained in Fig. 2.2, that is utilized to inform the reader 
about the status of the IMD, deliver measured bio-signals, or close the power control loop 
[65], [70]. When the data signal is high, the input nodes of the rectifier are shorted 
together, leading to increased secondary quality factor, Q2, and increased voltage across 
the primary coil, L1. Back telemetry data from the transponder to the reader is detected by 
sensing these variations across the external LSK sensing block. 
 The input voltage of the rectifier, VIN = VIN1 - VIN2, highly depends on the coils 
mutual coupling, M, which is in turn highly dependent on the coils separation, d, and 
alignment. Loading variations also change Q2 and affect VIN even when M is constant. 
Unexpected variations in M and system power consumption may cause VREC to exceed 
the safe voltage limits of the application or fabrication process and result in transistor 
breakdown. To prevent this problem, we have added an overvoltage protection (OVP) 
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circuit to the rectifier by comparing a quarter of VREC with a constant reference voltage. 
When VIN exceeds a certain level, the comparator output goes high and a detuning 
capacitor (COVP) is added in parallel across the secondary tank circuit, as shown in Fig. 
4.1, to reduce VIN by detuning it. The advantage of this method over voltage clamping 
methods is that no extra heat is dissipated within the ASIC and IMD as a result of this 
protective safety measure. 
4.1.2. Measurement Results 
The WINeR SoC was fabricated in the ON Semiconductor 0.5-μm 3-metal 2-poly 
standard CMOS process. Fig. 4.2 shows the micrograph and floor plan of the chip, which 
occupies 4.9 x 3.3 mm2 of silicon area, with emphasis on the power-management circuits. 
 
 
Fig. 4.2. Chip micrograph of the 32-ch WINeR SoC with emphasis on the power-management circuits. 
 
 With 3.55 V peak input voltage at 13.56 MHz, the full-wave active rectifier 
generated 3.12 V output voltage while achieving 80% PCE at 500 Ω load. The nominal 
distance between primary and secondary coils was 7 cm. Then, the LDO provided the 
constant supply voltage of 3 V to the rest of the WINeR system. When the closed-loop 
power control was utilized, the power Tx adaptively controls the transferred power level 









































which is the system supply voltage, can be constant at 3 V against coil alignments and 
distance variations. Overall WINeR system specifications can be also found in [65].        
 To demonstrate the built-in back telemetry capability of our active rectifier, we 
applied a random stream of serial data bits at 500 kbps and 0.2 μs pulse width (10% duty 
cycle) to the rectifier short-coil (SC) input terminal in Fig. 4.1. The LSK back telemetry 
data was recovered using a commercial RFID reader ASIC (TRF7960) from Texas 
Instruments (Dallas, TX). In Fig. 4.3, measured waveforms from top show the data signal 
applied to SC, voltages across the load (RLCL = 500  || 10 F), secondary coil (VIN1), 
primary coil (VL1), and recovered serial data bit stream at TRF7960 output, which has 
~1.2 μs delay with respect to SC. Shorting L2 with SC = High in Fig. 4.1 results in a 
sudden drop in VIN1 and increased current in L1, which also increases the voltage across 
L1. Current and voltage variations in L1 are detected by the RFID reader and amplitude-
shift-keying (ASK) demodulated to recover the LSK back telemetry data. It can be seen 
in Fig. 4.3 that VREC remains constant during the LSK operation because of the large CL 
(10 F) and small SC duty cycle (10%). 
 
 
Fig. 4.3. Measured waveforms showing the active rectifier’s built-in LSK back telemetry capability 
through its short-coil (SC) input terminal (data signal = 500 kbps with 10% duty cycle, RL = 500 Ω, and CL 
= 10 µF).  
SC (Data signal: 500kb/s)
VSEN (Primary coil, L1)
VIN1 (Secondary coil, L2)
VREC (Output load)






 The OVP circuit is activated when VREC increases above a certain threshold 
voltage, Vthreshold = 4.4 V, which is determined by comparing VREC/4 with a reference 
voltage, VREF = 1.1 V, generated by the regulator.  The comparator in Fig. 4.1 connects 
COVP to VSS to deviate the resonance frequency of L2C2 from 13.56 MHz and decrease 
VIN1,2 as well as VREC. Once VREC is reduced, COVP is disconnected and the L2C2 can return 
back to 13.56 MHz, unless VREC > Vthreshold condition is persistent. This mechanism 
regulates VREC around Vthreshold as long as the input voltage is too high without dissipating 
extra heat within the rectifier. However, the amount of frequency deviation depends on 
COVP value. To cope with larger input voltages, larger COVP is required. Fig. 4.4 shows the 
measured VREC vs. VL1 for two COVP values. It can be seen that with the frequency 
deviation resulted from COVP = 40 pF, the rectifier can be protected against VL1 up to ~60 
V, while COVP = 120 pF can protect the rectifier against VL1 up to ~68 V. In practice, VL1 
is often constant and a sudden reduction in d or IREC activates the OVP circuit. 
 
 
Fig. 4.4. Measured VREC vs. primary coil voltage, VL1, with overvoltage protection (OVP) circuit using COVP 
= 120 pF (curve-a), COVP = 40 pF (curve-b), and without overvoltage protection (curve-c) when RLCL = 500 







40 44 48 52 56 60 64 68 72
(a) OVP w/ 120pF




















4.2. Intraoral Tongue-drive System (iTDS) 
4.2.1. Power-management Circuits in iTDS 
Tongue drive system (TDS) is a tongue-operated, minimally invasive, 
unobtrusive, and wireless assistive technology (AT) that infers users’ intentions by 
detecting their voluntary tongue motion, and translating them into user-defined 
commands. Our GT-bionics lab presented the new intraoral version of the TDS (iTDS), 
which has been implemented in the form of a dental retainer to read the magnetic field 
variations inside the mouth from four 3-axial magnetoresistive sensors located at four 
corners of the iTDS printed circuit board (PCB) [69]. The power-management circuits in 
the iTDS system-on-a-chip (SoC) provide individually regulated and duty-cycled 1.8 V 
supplies for sensors, analog front-end (AFE), transmitter (Tx), and digital control blocks, 
while charging a 50 mAh Li-ion battery with constant current up to 4.2 V and recovering 
data and clock to update its configuration register through a 13.56 MHz inductive link.  
 Fig. 4.5 shows the schematic diagram of the power-management circuits in the 
iTDS SoC including a rectifier, a regulator, a battery charger, a battery monitoring circuit, 
and bidirectional data telemetry. During normal iTDS operation, the power-management 
circuits are only in charge of power scheduling and bias generation, thus most of its sub-
blocks are off. However, when the iTDS dental retainer is placed inside the charging cup 
of the TDS universal interface, the 13.56 MHz power carrier couples onto the L2C2 tank, 
generating an AC signal across the full-wave active rectifier inputs, which supplies the 
rest of the power-management circuits and charges the iTDS embedded 50 mAh Li-ion 
battery, as shown in Fig. 4.5. The design and operation of the active full-wave rectifier, 
which offers high AC-to-DC power conversion efficiency (PCE) in the order of 80% at 
13.56 MHz thanks to its offset-controlled high speed comparators and optimally sized 
switches, can be found in chapter 2. The separate low dropout regulators (LDO) provides 
1.8 V supply voltages to analog, digital, Tx, and sensor blocks individually to prevent the 




Fig. 4.5.  Schematic diagram of the power management IC, including the rectifier, regulator, battery 
charger, and bidirectional data telemetry.  
 
 The power-management circuit has bidirectional data telemetry capability with 
the RFID reader in the TDS universal interface that drives the inductive link. Fig. 4.6 
shows the schematic diagrams of the clock and data recovery circuits for the forward data 
telemetry. Clock recovery circuit in Fig. 4.6a generates the clock signal by comparing the 
13.56 MHz sinusoidal signal across the L2C2 tank. The recovered clock is then buffered 
and divided by 256 to provide a 53 kHz master clock signal for the rest of the system. For 
data recovery, variations on the VREC due to ASK of the power carrier by the RFID reader 
are fed into the data recovery circuit in Fig. 4.6b. This simple circuit detects VREC 
amplitude variations using two paths with different time constants, R1C1 < R2C2, which 
are connected to a hysteresis comparator. The difference between input node voltages 
following VREC amplitude transitions results in the recovered forward data bit stream at 
the output of the comparator, which are sampled and delivered to the configuration 
register by the back telemetry controller, as shown in Fig. 4.5. This controller also 
generates a short pulse for every detected bit “1” and applies it to the load-shift-keying 
(LSK) mechanism of the active rectifier. Shorting the rectifier input results in a sudden 
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drop in VIN and increased current in L1. The current and voltage variations in L1 are 




Fig. 4.6.  Schematic diagram of (a) clock recovery and (b) ASK data recovery circuits for forward data 
telemetry.  
 
 An LDO after the rectifier provides the Li-ion battery charger with a constant 4.4 
V supply. Battery charger provides a constant charging current of 6.8 mA to the battery 
as long as VBAT < 4.2 V. When VBAT is charged near 4.2 V, the charger switches from 
constant current to constant voltage mode and keeps VBAT at 4.2 V to continue charging 
the battery without damaging it [93]. During constant voltage mode, the charging current 
gradually decreases, until the charger stops charging the battery when the current goes 
below 5% of its nominal value. Once VBAT reaches its maximum charging voltage of 4.2 
V or the inductive link powering is removed, the battery monitoring circuit disables the 
battery charger operation and connects the battery to the system supply for starting the 
normal iTDS operation.  
 The PMIC has been equipped with a detuning-based overvoltage protection 
circuit, which compares VREC/4 with VREF, as shown in Fig. 4.5, and closes a switch that 
detunes the L2C2 tank when VREC is too high. Detuning is a safety measure that results in 
a considerable drop in VIN, which prevents possible damage to the active rectifier and 
other circuits when the rectifier output voltage has grown too large as a result of the coils 




4.2.2. Measurement Results 
The iTDS SoC was fabricated in the ON-Semi 0.5-m 3M2P standard CMOS 
process, resulting in 3.8 × 3.7 mm
2
 chip area. Fig. 4.7 shows the micrograph and floor 
plan of the chip with emphasis on the power-management circuits.  
 
 
Fig. 4.7. Chip micrograph of the iTDS SoC with emphasis on the power-management circuits. 
 
 Fig. 4.8 shows the measured results of the power-management circuit. In Fig. 4.8a, 
the active rectifier receives 13.56 MHz sinusoidal waveform at VIN1 - VIN2 = 5.9 Vpeak 
from L2C2 tank and converts it to 4.6 V DC output. The LDO generates a 4.4 V regulated 
output that supplies the rest of the power-management circuits. The measured PCE of the 
active rectifier was ~75% at 6.9 mA load current, 6.8 mA of which was dedicated to the 
battery charger. Fig. 4.8b shows the battery voltage and the charging current profile. For 
VBAT < 4.2 V, the battery is charged up at 6.8 mA. When VBAT is nears 4.2 V, the battery 
charger provides a constant voltage of 4.2 V, while the charging current gradually drops. 
The 50 mAh Li-ion battery takes ~8 hours to be fully charged through the inductive link. 
 Fig. 4.9 shows the clock and data recovery for the forward data telemetry. In Fig. 
4.9a, the clock recovery circuit converts the 13.56 MHz inductive carrier to a 13.56 MHz 
clock signal, which is divided by 256 to generate the 53 kHz clock signal that is used by 
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the rest of the iTDS SoC. Fig. 4.9b shows the ASK demodulator waveforms. From top, 
the 24 Vpp sinusoidal voltages across the primary L1C1 tank are ASK-modulated by the 
RFID reader with a modulation index of 33%, which appears across the secondary L2C2 




 traces, respectively. Finally, the comparator in Fig. 4.6b 
recovers the serial data bit stream at 1 kbps on the bottom waveform. The serial data is 




         (a)     (b) 
Fig. 4.8. (a) Measured waveforms of the active rectifier and LDO. (b) Li-ion battery inductive charging 
profile, showing its switching from constant current to constant voltage mode at ~4.2 V. 
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A COMPACT DISTRIBUTED STIMULATING SYSTEM FOR 
MULTICHANNEL DEEP BRAIN STIMULATION 
5.1. Introduction 
Deep brain stimulation (DBS) devices that currently have only 4 stimulating sites 
and use primary batteries implanted in the chest area, where there is more space available, 
are moving towards larger number of sites for better current steering capability and 
elimination of the subcutaneous interconnects that currently pass across the neck to 
connect the pulse generator to electrodes [50]. To address limitations of the implantable 
primary batteries, wireless power transmission via inductive links is used in cochlear and 
retinal implants, which consists of two loosely-coupled coils across the skin and can 
indefinitely transfer power from an external energy source (battery) directly to the IMD 
or an implanted rechargeable battery. Moreover, there is demand for increasing the 
number of stimulation electrodes to improve the accuracy and effectiveness of 
stimulation. For this feature, high density electrode arrays need to be implemented in 
small size to be implantable.  
In addition, the stimulators need to have the capability of multi-electrode 
stimulation which can select the desired stimulation channels and provide the stimulation 
pulses to those specific electrodes. Fig. 1.5 in chapter 1 shows the overall configuration 
of a multi-electrode DBS system with the proposed method as an exemplar application. 
The external DBS processor unit, which includes the battery, provides transcutaneous 
power and data transmission through a pair of coupled coils, i.e. the inductive link, across 
the skin. This part of the system can be designed to be hidden behind the ears (BTE), 
similar to cochlear implants. The implanted coil generates an AC input voltage, which is 
provided to the rest of the DBS system with high density electrode array through only 




Inside the DBS lead, every electrode has its corresponding distributed stimulator 
application specific integrated circuit (ASIC), which is placed just near each electrode. 
Only two connections pass through the DBS lead and are connected to each distributed 
stimulator ASIC in parallel to provide both power and data. Therefore, each distributed 
stimulator ASIC can be activated to provide the proper stimulation pulses to its electrode 
by sharing those two connecting wires from the implanted coil. With this feature, a high 
density DBS lead, with for example 64 electrodes, can be implemented in a smaller size 
with only two connecting wires passing through the lead and performing the multi-
electrode stimulation with directionality for targeting the desired neural tissues by 
generating the stimulation pulses to the selected electrodes.  
5.2. System Architecture 
In the conventional DBS system, a large number of connecting wires between the 
DBS electrodes and the central stimulator IMD significantly limit the possibility of 
minimizing the implantable DBS lead size, leading to safety issues on mechanical 
connections especially when the number of electrodes increases. Fig. 5.1 shows the block 
diagram of the 64-channel DBS system with the conventional method, as an example. 
The central stimulation IMD needs to have 64 outputs each of which is wired to a 
stimulation electrode all through the cylindrical DBS lead. The large number of wires (64 
in this case) from the stimulator IMD to each stimulation electrode affects the diameter of 
the DBS lead significantly, which is quite size-constraint to minimize damage to the 
neural tissue when implanted [72]. The volume of the connecting wires has become a 
critical factor that restricts the number of stimulation electrodes in the traditional 
architecture. In addition, using many connecting wires can make the lead too stiff and 
inflexible. Creating a bundle of wires that is not too thick would require the individual 
strands of wires to be very thin. Using very thin wires makes them mechanically 
unreliable and increases the possibility of failure in presence of mechanical stress during 
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the implantation surgery or regular usage. Moreover, using thin wires increases the 
resistivity of interconnects that should deliver the stimulation current from the pulse 
generator to the stimulating sites, resulting in larger dropout voltage, heat dissipation, and 
requirement for higher back end stimulation voltage.  
 
 
Fig. 5.1. Simplified block diagram of the 64-channel DBS system with a conventional architecture.  
 
Liu et al. recently proposed the design of an implantable stimulator that 
minimizes cable count using ASICs close to the electrodes [73]. In this method, each 
stimulator ASIC is located near its stimulation electrode and shares four input lines, two 
supply voltages and two clock signals, from the hub to reduce the connecting wire count. 
However, each stimulator IC still requires one separate input line for the bidirectional 
communication from the hub. Thus the connecting wire count for N stimulation 
electrodes would be N+4, which is proportional to the number of stimulation electrodes, 
and the stimulator still suffers from the large volume of connecting wires when a large 
number of electrodes are required for stimulation.  
Ibrahim et al. has proposed a multi-electrode cochlear system with distributed 
electronics, in which digital circuits (decoders and switches) are placed near the 
electrodes to perform multiplexing leading to a reduction in the required number of 
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interconnecting wires [74]. However, this method requires at least 6 connecting wires, 
two of which are for stimulation output pulses, two for electrode selection data and clock, 
and two for supply voltages. Therefore, the volume of connecting wires still limits the 
size of the stimulation system for IMD applications. Moreover, passing DC voltage inside 
the body is not safe due to the possibility of leakage and electrolysis of water.  
Similarly, Duncan et al. also proposed a distributed functional electrical 
stimulation system in which distributors are located near each stimulation site for 
stimulating a plurality of different sites with a central implantable stimulator unit [75]. 
The distributor, which consists of the control logic, power storage, and switch element 
blocks, requires at least three connecting wires, two of which are the stimulation output 
pulse and the ground voltage, and the other is the control signal. However, the power 
storage block is implemented with a quite large capacitor, which is charged through the 
control signal from the central stimulator unit, or a battery, which requires an individual 
inductive link for recharging. Both of them significantly increase the size of the 
distributors which are not suitable for the implantable devices.  
Andreu et al. also introduced a distributed architecture for peripheral nerve 
stimulation, in which the distributed stimulation units, including the stimulation pulse 
generator and the digital block, are located near their corresponding electrodes and drive 
them with stimulation pulses [76]. These distributed stimulation units receive two wires 
in parallel from the central controller for communication, but they also require at least 
two more wires or internal batteries to receive power. In addition, the current 4-electrode 
DBS lead (e.g. model 3387 from Medtronic) consists of cylindrical stimulating sites that 
are ~1.27 mm in diameter and 1.5 mm in length, while Andreu’s distributed stimulation 
units occupied much larger silicon area of 22 mm
2
, which may suit peripheral nerve 
stimulation but not be suitable for the multi-electrode DBS or cochlear applications.  
Gerber et al. proposed a neuro-stimulation system with distributed stimulators 
which receives the data wirelessly from the main controller unit [77]. However, the 
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distributed stimulator requires the receiver block for the data communication, which 
consumes quite large power. Moreover, each distributed stimulator operates with its own 
internal battery, which is not suitable for the size-constraint applications such as the DBS 
or the cochlear implants.  
With the proposed distributed stimulating method, the circuitry inside the central 
stimulation IMD can be modified and moved into the DBS lead, and the number of 
connecting wires can be significantly reduced from the number of electrodes to only two 
regardless of the number of electrodes. This will lead to the implantable DBS lead to 
have small diameter, particularly for high density electrodes. In this new architecture, 
power and data are transferred wirelessly through an inductive link without using internal 
batteries, which were usually located in the chest area due to their large volume. The 
implanted coil, on the other hand, can be moved near the DBS lead on the head, thanks to 
its small size, similar to a cochlear implant, with the main controller and energy source 
remaining outside the body in the form of a BTE device.    
Fig. 5.2 shows the 64-channel DBS system with the proposed distributed 
stimulator method as opposed to the conventional method in Fig. 5.1. The overall 
operation of the proposed distributed stimulator method is as follow. The external power 
transmitter drives the primary coil, L1, at the power carrier frequency. The signal is 
induced on to the secondary coil, L2, through the inductive link, and generates an AC 
voltage across the resonance circuit, L2 and C2. Then, these AC input voltages, VCOIL and 
GND, are provided to the DBS lead through two input wires and connected to each 
distributed stimulator IC in parallel. Therefore, the number of wires, which goes through 
the DBS lead, is only two and independent to the number of stimulation electrodes 
allowing smaller diameter of the implantable DBS lead for the multi-electrode 
stimulation. With the two input wires, VCOIL and GND, the distributed stimulator ICs are 
capable of generating the power to simulate the electrodes as well as performing the 
bidirectional data communication to set up the stimulation parameters and activate the 
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stimulation channels. Therefore, the distributed stimulator system has only two 
connecting wires regardless of the number of stimulation electrodes, which allows the 
small-sized multi-electrode stimulation systems to be easily implantable with minimum 
damage to the surrounding neural tissue.         
 
 
Fig. 5.2. Simplified block diagram of the 64-channel DBS system with the proposed structure using 
distributed stimulator ASICs next to each stimulation electrode.  
 
5.3. Circuit Design and Implementation Details 
The detailed block diagram of the distributed stimulator IC is presented in Fig. 5.3. 
It consists of four main blocks which are the power management IC (PMIC), the 
stimulator (STIM), the forward telemetry, and the back telemetry. In the PMIC, the AC-
to-DC converter receives the AC input voltages, VCOIL and GND, and converts them to 
the DC voltage, which is regulated through the low dropout regulator (LDO) and then 
supplies the rest of the ASICs. For the forward telemetry, the external power transmitter 
sends the modulated signals, which also make VCOIL modulated. The demodulator circuit 
detects the variations of VCOIL and generates the demodulated digital signals, which are 
then divided into synchronized clock and data through the clock and data recovery (CDR). 
The serial-to-parallel (S2P) converter stores the data to the configuration registers to 
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stimulation parameters. Several modulation techniques can be adopted for the forward 
telemetry such as amplitude-shift-keying (ASK), frequency-shift-keying (FSK), phase-
shift-keying (PSK), and on-off-keying (OOK) [78]. The stimulator block, which is a 
single-channel stimulator, provides the stimulation pulses to the designated stimulation 
electrode according to the settings through the forward data telemetry.  
 
 
Fig. 5.3. Block diagram of the distributed stimulator ASIC.  
 
The back telemetry can be also utilized through the two input voltage lines by 
using the load-shift-keying (LSK) modulation [30]. In order to send the back telemetry 
signal to the external micro-controller, the LSK back telemetry circuit makes two input 
lines shorted together or disconnected to the AC-to-DC converter for a short time to lead 
the load impedance variation. For example, when two input lines are shorted together, it 
results in a sudden drop in the voltage across L2 and increased current in L1, which also 
increases the voltage across L1. Current and voltage variations in L1 are detected by the 
external micro-controller and ASK-demodulated to recover the LSK back telemetry data. 
This back telemetry can be used for several purposes such as the closed-loop power 



























handshaking signal to confirm the proper data transmission through the forward telemetry. 
Each distributed stimulator ASIC has channel addressing bits to distinguish the 
stimulation channels which the users want to activate.    
In order to receive the power from the shared two input lines, several AC-to-DC 
converter structures can be used in the distributed stimulator IC. Fig. 5.4 shows the 
examples of available AC-to-DC converters in the distributed stimulator IC and their 
configurations. In Fig. 5.4a, the AC-to-DC converter is replaced with a rectifier in which 
a diode and a filtering capacitor convert the AC input voltage, VCOIL - GND, to the DC 
supply voltage. In Fig. 5.4b, the voltage doubler was used as the AC-to-DC converter. 
The voltage doubler can generate the desired DC output voltage with smaller AC input 
voltage, which can extend the inductive power transmission range. The voltage doubler 
input capacitor, C3, located after the secondary LC circuit, can be shared by all distributed 
stimulator ICs. Therefore, using voltage doubler does not increase the number of off-chip 
capacitors required in the distributed stimulator ASIC compared to using the rectifier.   
 
 
                                      (a)                   (b) 
Fig. 5.4. Available AC-to-DC converter blocks in the distributed stimulator ASIC and their configurations: 
(a) the distributed stimulator ASIC with a rectifier front-end and (b) the distributed stimulator ASIC with a 
voltage doubler front-end.  
 
Fig. 5.5 shows the 64-channel DBS lead and its cross-section view as an 
implementation example of the distributed stimulator method. As explained, only two 
input lines, VCOIL and GND, go through the DBS lead and are connected to input pads of 
the distributed stimulator ASIC for providing both power and data to each distributed 
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implantable multi-electrode stimulation. The distributed stimulator IC can be fabricated 
with a small area less than a few millimeters square. In order to regulate the AC-to-DC 
converter and LDO output voltages, the distributed stimulator ASIC also requires two 
off-chip capacitors, for which a small-sized commercial capacitors (e.g. 0201-size 
capacitor with 0.6 mm length, 0.3 mm width, and 0.3 mm height) are available. Therefore, 
placing the distributed stimulator ASIC closed to its electrodes and connecting two 
shared input lines to the input pads of every distributed stimulator ASIC in parallel are 
practical to be implemented with current technologies.   
 
 
Fig. 5.5. Example of the 64-channel DBS system implementation and the cross-section view of the DBS 
lead with the proposed distributed stimulator ASICs.  
 
5.4. Measurement Results 
5.4.1. Prototype Distributed Stimulator and Test Setup 
In order to verify the operation of the multi-electrode stimulation system with 
distributed stimulators, we implemented a prototype system with four distributed 
stimulator ASICs on a prototype printed circuit board (PCB). The prototype distributed 
stimulator ASICs only included the PMIC and the stimulator blocks in Fig. 5.3. The 
stimulation parameters and timing signals were provided by a commercial 



















Fig. 5.6a shows the conceptual block diagram of the prototype distributed 
stimulator ASIC including the active voltage doubler, bandgap reference (BGR), LDO, 
and current stimulator. In this prototype distributed stimulator, a comparator-based active 
voltage doubler block was adopted as the AC-to-DC converter, which configuration is 
shown in Fig. 5.4b. The secondary resonance circuit, L2C2 tank, and the voltage doubler 
input capacitor, C3, generate two shared input voltage nodes, VCOIL and GND, which are 
provided to all distributed stimulator ASICs in parallel via their two input lines. The 
active voltage doubler converts the AC input voltage to DC output, VVD, by turning on 
rectifying switches, P1 and N1, at proper times with high speed comparators, CMPP and 
CMPN, respectively. BGR and LDO blocks generate the regulated supply, VDD, and the 
bias voltages. The voltage doubler and LDO have output filtering capacitors, C4 and C5, 
respectively, which are off-chip components. The current stimulator ASIC provides the 
push or pull current stimulus depending on the control signals from the external 
microcontroller chip. The CB switch was utilized for passive charge balancing after 
stimulation. Fig. 5.6b shows the fabricated chip micrograph of the distributed stimulator 






    (a)     (b) 
Fig. 5.6. (a) Simplified block diagram of the prototype distributed stimulator ASIC including the active 









































Fig. 5.7 shows the test setup for a 4-channel distributed stimulating system for 
DBS that is made up of 4 distributed stimulating ASICs and a commercial 
microcontroller chip (nRF24LE1). The external power transmitter board induces the AC 
power at 13.56 MHz across the L2C2 tank, as shown in Fig. 5.2, to all distributed 
stimulator ASICs through the inductive link, L1 and L2. Two out of four distributed 
stimulator channels are selected to provide the biphasic stimulation current to the load, 
which stimulation parameters, such as amplitude, pulse width, and inter-phase delay, are 
controlled by the microcontroller chip.  
 
 
Fig. 5.7. Test setup of the 4-channel distributed stimulating system with four prototype distributed 
stimulator ASICs and a commercial microcontroller (nRF24LE1). 
 
5.4.2. Distributed Stimulation Waveforms 
Fig. 5.8 shows the measured waveforms focusing on supplying power to each 
distributed stimulator ASIC. Through the inductive link, the secondary resonance circuit, 
L2 and C2, generates 2.3V peak-to-peak AC voltage across it, and the AC voltage is level-
shifted through C3 and the diodes of the voltage doublers, generating two input voltages, 
VCOIL and GND. By sharing these two input lines, all four distributed stimulator ICs can 
generate the same voltage doubler output voltages of 4 V, which are sufficient to supply 
the rest of the ASIC after regulation. The distributed stimulator ASIC consumes a 
relatively large dynamic power only when it is selected for providing the stimulation 
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pulses. All the other distributed stimulator ASICs, which are not activated, consume only 
a small static power. As such, the external part of the system and inductive link become 
capable of providing sufficient power to a large number of distributed stimulator ASICs, 
e.g. 64 channels or more, through the inductive link as long as a small number of 
channels are activated for stimulation while the others are kept in the standby mode to 
consume negligible power.     
 
 
Fig. 5.8. Measured waveforms focusing on the power delivery from the secondary resonance circuit, L2C2 
tank, to each distributed stimulator ASIC.  
 
Fig. 5.9 shows the measured waveforms focusing on multi-electrode stimulation. 
Among four channels, channel 1 and 2 were selected for stimulation, and the other 
channels were in the standby mode. For the first stimulation phase, channel 1 pulls the 
stimulation current while channel 2 pushes the stimulation current, leading to a 
stimulation voltage across the load (R = 1.3 kΩ and C = 100 nF in series) with negative 
polarity. Then, after a programmable inter-phase delay period, a positive polarity 
stimulation voltage is applied across the load during the second stimulation phase. Fig. 
5.10 shows the same measured waveforms in Fig. 5.9 with a longer time scale to verify 
2V
40ns
Voltage across L2 and C2 (= 2.3V peak-to-peak)
VCOIL 
GND
AC-to-DC converter output (= 4V) of channel 1 




that the selected distributed stimulation ASICs can provide the desired stimulation pulses 
properly over time.        
 
 
Fig. 5.9. Measured waveforms focusing on the multi-electrode stimulation.  
 
 
Fig. 5.10. Measured waveforms focusing on the multi-electrode stimulation with longer time scale.  
 
In addition, we have fabricated an improved distributed stimulating system in 
TSMC 0.35-µm standard CMOS process. The fully on-chip distributed stimulator IC 
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telemetry as shown in Fig. 5.3. The fabricated distributed stimulator IC with floor 
planning of each block is shown in Fig. 5.11, occupying only 2.4 mm × 1.1 mm, which 
can be placed near each electrode for distributed stimulating function. Full 
characterization of the distributed stimulator IC is our future plan. The overall distributed 
stimulating system will be also verified by connecting several IC modules in series 
through two input wires as shown in Fig. 5.2. 
 
                 





AN ADAPTIVE WIRELESS NEURAL STIMULATING SYSTEM 
WITH CLOSED-LOOP SUPPLY CONTROL 
6.1. Introduction 
Current-controlled stimulators (CCS) have been widely used in implantable 
electrical stimulators because of their precise current control and safe operation. However, 
CCS suffers from low power efficiency, which mainly results from the large voltage drop 
across the output current sources, especially when the necessary stimulation voltage is 
much smaller than the supply voltage [52], [53]. In order to achieve both safe and power 
efficient stimulation, we chose CCS with adaptive supply control, i.e. the stimulator 
supply voltage is automatically adjusted near the required stimulation voltage by 
detecting the site potential and forming a closed control loop through a power-efficient 
adaptive rectifier. This mechanism minimizes the voltage drop across the current sources, 
resulting in high power efficiency in the CCS. Our stimulating system also adopts active 
charge balancing by sharing the closed-loop path of the adaptive supply control to inject 
small current pulses in the tissue to keep the residual charges within a safe limit. The 
proposed wireless stimulating system can be utilized for the head-mounted deep brain 
stimulation (DBS), as shown in Fig. 1.5, in which power and data are transferred through 
the inductive link while high stimulator efficiency is strongly required to provide a wide 
range of stimulus to the target brain area without tissue damage from overheating.      
6.2. Wireless Stimulating System Architecture 
Fig. 6.1 shows the conceptual diagram of the proposed inductively powered 
wireless stimulating system with the adaptive rectifier and internal closed-loop supply 
control. In the proposed inductively powered stimulator, the adaptive rectifier with active 
switching is capable of generating a multilevel DC voltage, VREC, directly from the AC 
input voltage across L2 through an internal closed loop control mechanism. Adjusting 
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VREC changes the power consumption in the IMD, leading to Tx output power variation.  
Therefore, VREC, which directly supplies the CCS without an LDO, is adaptively adjusted 
close to the peak of VSTIM, resulting in small loss while benefiting from the advantages of 
the CCS. Moreover, the adaptive rectifier achieves high AC-DC power conversion 
efficiency (PCE) by adopting the phase control feedback and active synchronous 
rectification to improve the overall power efficiency of the inductively powered 
stimulator. The proposed stimulating system in Fig. 6.1 can be compared with various 
state-of-the-art stimulating structures which are described in chapter 1.2 with Fig. 1.6. 
 
 
Fig. 6.1. Conceptual diagram of the proposed inductively powered wireless stimulating system with the 
adaptive rectifier and internal closed loop supply control. 
  
The overall architecture of the proposed inductively- powered head-mounted DBS 
system is shown in Fig. 6.2. The power management block receives AC input through the 
inductive link, and converts it to the adjustable VREC depending on the rectifier phase 
control bits, which are defined by the peak voltage at the stimulation sites that set VREF 
through the 3-bit resistor DAC (RDAC). The LDO generates the digital supply voltage, 
VDIG, for the low voltage digital blocks. The overvoltage protection (OVP) circuit 
monitors the peak of VINP,N and connects a detuning capacitor across the AC input to 
suppress AC voltages larger than a certain limit. 
Two stimulus current drivers, CCS1 and CCS2, which are adaptively supplied 
from VREC, drive four stimulating sites in a complementary fashion with high compliance 
voltage, increasing the stimulation power efficiency. The voltage readout channel reports 









































closing the feedback loop that adjusts VREC. The same loop also manages active charge 
balancing via on-chip controllers, which inject additional current pulses into the tissue to 
bring the voltage difference between sites within a certain limit to guarantee safe 
stimulation. Forward data from the external Tx coil is recovered via amplitude-shift-
keying (ASK) demodulation, setting the stimulation parameters and active channels. The 
back telemetry link utilizes LSK modulation by closing the short-coil (SC) switches 
across L2.  
 
 
Fig. 6.2. Overall architecture of the proposed inductively powered head-mounted DBS system equipped 
with the adaptive supply control and the active charge balancing for both power-efficient and safe current 
stimulation.  
 
6.3. Adaptive Rectifier with Phase Control Feedback 
6.3.1. Rectifier Phase Control 
 In order for the adaptive rectifier to generate the desired multilevel VREC, the 
rectifier turn-on time needs to be adjusted to limit the forward current, while achieving 
high PCE. Fig. 6.3 shows the simplified voltage waveforms of the rectifier depending on 
the turn-on time. Conventional rectifiers aim to generate the maximum VREC from VIN(AC) 
at high PCE. Therefore, they turn on as long as VIN(AC) > VREC, as shown in Fig. 6.3a. 
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Consequently, VREC becomes dependent on the VIN(AC) amplitude, and it is not internally 
adjustable. In Fig. 6.3b, VREC can be adjusted by controlling the turn-on time around the 
peak of VIN(AC). If the turn-on period is reduced, the lower forward current reduces VREC 
as well. However, the large voltage drop between VIN(AC) and VREC during the turn-on 
period results in large power loss across the rectifying transistors, resulting in low PCE.  
 
 
                               (a)                     (b)         (c)  
Fig. 6.3. Simplified voltage waveforms of the rectifier with (a) the maximum turn-on time, (b) the turn-on 
time control, and (c) the turn-on phase control. 
 
 To adjust VREC while maintaining high PCE, we controlled the rectifier turn-on 
phase as shown in Fig. 6.3c. In this method, the rectifier turns on when VIN(AC) > VREC, 
similar to the conventional rectifiers. However, its turn-off timing is controlled to limit 
the forward current. Therefore, VREC is adjustable depending on the rectifier turn-on 
phase, while the small dropout voltage between VIN(AC) and VREC during the on period 
provides high PCE. 
 Fig. 6.4 shows the adaptive rectifier feedback model with the phase control 
mechanism. The threshold crossing detector sends a turn-on signal at phase θ to the 
synchronous rectifier when VIN(AC) > VREC(DC) to initiate the forward conduction. The 
phase control feedback compares VREC(DC)/3 with a reference voltage, VREF, which 
indicates the desired VREC level, and generates an error signal, e, that is amplified and 
converted to a time delay, TD. TD is then applied to the turn-on signal at phase θ to 
generate the delayed signal at phase θD using which the turn-off controller turns the 
rectifier off after TD. In other words, the rectifier conducts for TD from the onset of VIN(AC) 
VIN(AC)
VREC
REC turn-on REC turn-on
- Adjustable VREC
- Low PCE











> VREC(DC) at the turn-on phase of θ to adjust VREC, as shown in Fig. 6.3c.    
 
 
Fig. 6.4. Adaptive rectifier feedback model showing the phase control mechanism.   
 
6.3.2. Implementation of the Adaptive Rectifier 
Fig. 6.5 shows the schematic diagrams of the adaptive rectifier with active 
switches and one of its phase control comparators. In Fig. 6.5a, a pair of comparators, 
CMP1 and CMP2, which are equipped with the phase control feedback, drives the 
rectifying switches, P1 and P2, respectively, for low dropout voltage and high PCE. The 
reference voltage, VREF, which is provided through a 3-bit RDAC, controls the transition 
times of the comparator output voltages, VO1 and VO2, in a way that the rectifier turn-off 
timing can be adjusted to change the turn-on phase and consequently the VREC level. P1 
and P2 turn on alternatively depending on VINP,N polarity, while a cross-coupled NMOS 
pair, N1 and N2, closes the rectifier current path. PMOS body terminals, VB1 and VB2, are 
connected to the highest potential among VINP,N and VREC with the dynamic body biasing 
circuit [18]. 
In the phase control comparator (CMP1), shown in Fig. 6.5b, P4, P5, N6, N7, P8, 
and N8 form a common-gate comparator with input voltages, VREC and VINP, while the 
current source, P7, injects additional current when VO1 is high and P6 turns on, forcing V1 
to increase earlier and expedite the turn-on transition of P1. The phase control feedback 
loop consists of inverter chains along with the current-starved inverter, INV6 and N10, 




















generate the corresponding time delay. INV6 output is further delayed before affecting 
the turn-off control transistor, P3, which forces the rectifier to turn off adaptively even 
before VINP < VREC to generate the desired VREC. Therefore, unlike conventional rectifiers 
or voltage doublers in chapter 2, which output levels are dependent on the VINP,N 
amplitude, the adaptive rectifier is capable of generating variable supply voltages 






Fig. 6.5. Schematic diagrams of (a) the proposed adaptive rectifier with active switches, and (b) one of its 
























































































Fig. 6.6 shows the timing diagram of the adaptive rectifier depending on the 
actual VREC level vs. the target VREC, which is 3 × VREF. For example, when VREC > 3VREF 
in Fig. 6.6a, AMP1 increases V2, decreasing the delay of INV6. Once VO1 drops to turn on 
the rectifier, P3 also turns on by VFB1 after a small delay, TD, limiting the charging period 
of the load and decreasing VREC. On the other hand, when VREC < 3VREF in Fig. 6.6b, the 
delay of INV6 increases as V2 decreases, and P3 turns on after a longer TD or even remains 
off, allowing more forward current to increase VREC. When VREC = 3VREF in Fig. 6.6c, V2 
results in a TD that can maintain VREC at the desired value. Since the turn-off timing is 
controlled in every rectifier cycle, the ripple on VREC can be reduced to that of 
conventional rectifiers once it is settled on the desired VREC value. 
 
 
                                  (a)                                                  (b)                                                  (c) 
Fig. 6.6. Timing diagram of the adaptive rectifier when (a) VREC > 3VREF, (b) VREC < 3VREF, and (c) VREC = 
3VREF.  
 
In Fig. 6.5b, a startup circuit with R1 and N5 driven by VINN guarantees the 
rectifier operation before VREC is charged up without additional startup circuits used in 
chapter 3.3, and without affecting the normal rectifier operation after startup. The reset 
control circuit on the lower right resets the phase control feedback loop to turn off P3 and 
P6 after P1 turns off and VINP goes low. Here, the timing of the reset signal depends on 
VINP, which unlike the process-dependent inverter delay in chapter 3.3, is independent of 

























6.4. Wireless Stimulating System with Adaptive Supply Control 
6.4.1. Current Stimulator with Adaptive Supply Control 
Each current driver has been equipped with a pair of 5-bit current sources with 
low dropout voltages, while being supplied from the adaptive VREC, as shown in Fig. 6.7. 
Feedback loops using AMP2-5 set the drain-source voltages of P14 ~ P18 and N15 ~ N19 at 
~60 mV in the triode region. Therefore, the voltage headroom of the output stage, VHead, 
can drop down to VDS,sat + 60 mV, which is smaller than 2VDS,sat of a typical cascode 
output stage. The two current drivers source and sink at the same time through a pair of 
4:1 site selectors, providing a bipolar stimulation compliance voltage of VREC - 2VHead. 
The 5-bit current sources with binary-weighted transistors are placed at the output stage 
directly to reduce the stimulator power loss compared to using current mirrors after a 5-
bit current DAC in [59]. 
 
 
Fig. 6.7. Schematic diagram of the proposed current driver with low dropout 5-bit current sources and the 
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Active charge balancing circuits push or pull additional small current pulses to the 
load after stimulation until the residual site voltage settles within a ±50 mV safety 
window [3]. To prevent the accumulation of unrecoverable charge in the tissue and utilize 
the residual voltage as a reliable indicator of charge imbalance, the electrode potential 
needs to be kept within a safe potential window during stimulation as well. This is known 
as the water window, where irreversible Faradaic reactions do not occur [49]. The active 
charge balancing scheme, utilized here, is capable of providing the small balancing 
current pulses and also estimating the required balancing period. Passive charge 
balancing schemes which short electrodes after stimulation, on the other hand, have 
difficulty defining the current and period needed for charge balancing [79].  
In order to verify how the adaptive supply voltage, VREC, in Fig. 6.7 increases the 
stimulation power efficiency compared to using the fixed supply voltage, VDD, we 
analyzed the efficiency for both cases in Fig. 6.8.  
 
 
            (a)                     (b) 
Fig. 6.8. Stimulation efficiency analysis using (a) a simplified electrodes and tissue model (RS and CDL), 
and (b) stimulation current and voltage waveforms. 
 
In Fig. 6.8a, the electrodes and tissue model is simplified to a series RS and CDL, 
which represent the solution spreading resistance and the double-layer capacitance, 
respectively, while two current drivers across the two sites apply bipolar stimulation [79], 
[80]. Fig. 6.8b shows the stimulation current, ISTIM, and voltage, VSTIM, during the 
































transferred to the load during cathodic and anodic stimulations can be expressed as the RS 
power loss plus the power charging or discharging CDL by simply multiplying the 
instantaneous ISTIM and VSTIM, 
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 Negatively charged CDL after cathodic phase decreases VSTIM, and results in 
smaller power delivered to the load during the anodic phase. The stimulation power 
efficiency with the fixed supply voltage, VDD, can be defined as the ratio between the 
power transferred to the load and the power drained from the supply rails, 
             
               
       
 
   
   
                
 
    
   
                              
where IStatic is the static current of the stimulator internal circuitry, which is ~14 μA in our 
design, and usually much smaller than the stimulation current.  
In the proposed current stimulator, the adaptive supply voltage, VREC, can be 
automatically adjusted as,  
     |         |         |             |                                
where VSTIM,peak and VCDL,peak are the peak voltages across the electrode-tissue model and 
the CDL, respectively, and VRS is the voltage drop across RS. By replacing VDD in (6.3) 
with VREC in (6.4), the stimulation power efficiency with the adaptive supply control can 
be expressed as,  
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which is indeed higher than STIM(Fixed) in (6.3).    
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STIM(Adap) in (5) can be further simplified as,  




     
                                                           
If VRS >> VHead (~150 mV in our design), STIM(Adap) simplifies to a function of the 
electrode-tissue model parameters, RS and CDL, and stimulus pulse width, TS. Large RS 
results in more power transferred to the load, while large CDL or small TS decrease the 
required VREC, leading to higher stimulation efficiency.  
6.4.2. Voltage Readout Channel and Forward/Back Telemetry 
 Fig. 6.9 shows the schematic diagram of the voltage readout channel including a 
capacitive attenuator and a voltage detector. VSTIM1 and VSTIM2, from the active sites, 
which can be as high as 4.6 V depending on the VREC, are capacitively attenuated by 
C8/(C8+C9) during stimulation and charge balancing periods when EN = 1. After the 
charge balancing period, the capacitive attenuators are deactivated by disconnecting them 
from VSTIM1,2 (EN = 0) and then discharging C8 and C9 (ENB = 1) to attenuate VSTIM1,2 
accurately in the next stimulation period. The attenuated stimulation voltages, VS1 and VS2, 
are applied to the voltage detector, which consists of a fixed-gain differential amplifier 
followed by a buffer, supplied at VDIG = 1.8 V. As a result, the differential input signals 
are converted to a single-ended output voltage, VDET, with a gain of R3 / 2R2, which is 
then provided to the MCU to close the loop on adaptive supply control and application of 
the active charge balancing function. 
 The proposed wireless stimulating system is capable of communicating with 
forward and back data telemetry through the inductive link. Fig. 6.10 shows the 
schematic diagrams of the clock and data recovery circuits, which are used for setting the 
stimulation parameters and active channels through the MCU. The clock recovery in Fig. 
6.10a adopts the latch comparator with cross-coupled P23 and P24 followed by inverters to 
generate the clock signal from the power carrier, VINP,N, with low power consumption. 
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The data recovery consists of an envelope detector and an amplitude shift keying (ASK) 
demodulator, as shown in Fig. 6.10b and 6.10c, respectively.  
 
 
Fig. 6.9. Schematic diagram of the voltage readout channel including the capacitive attenuator and voltage 
detector, which are used for both adaptive supply control and active charge balancing.  
 
 
                                                  (a)             (b) 
 
(c) 
Fig. 6.10. Schematic diagrams of (a) the clock recovery, (b) the envelope detector, and (c) the ASK 



































































































 In Fig. 6.10b, the diode-connected passive rectifiers, P25 and P26, extract the 
envelope voltage, VENV, from the amplitude shift keyed power carrier, VINP,N. VENV is 
applied to the demodulator in Fig. 6.10c, which includes a level shifter, a preamplifier, 
and a hysteresis comparator, to recover the data signal. The level shifter provides bias 
voltage to the rest of the circuit through P27, while shifting VENV down through P27-P28 to 
the preamplifier input range. The preamplifier has unbalanced delays, via R5 and C11, at 
its inputs, VIN1 and VIN2, to detect and amplify the amplitude variations of VENV. Finally, 
the hysteresis comparator, which utilizes the size mismatch of its current mirror, converts 
the preamplifier outputs to the recovered serial data bit stream at VDIG level through 
several inverters. The serial data is then oversampled by the clock signal in the MCU and 
saved in its registers. The back telemetry link utilizes the SC switches across L2, N3 and 
N4 in Fig. 6.5a, to provide LSK modulation [9].  
6.5. Measurement Results 
 The inductively powered wireless stimulating system was fabricated in the ON-
Semiconductor 0.5-μm 3M2P n-well standard CMOS process. Fig. 6.11 shows a chip 
micrograph and floor plan of the proposed wireless adaptive stimulating system, 
occupying 2.25 mm
2
 including pads.  
 
Fig. 6.11. Chip micrograph of the wireless stimulating system.  
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 In our test setup, a class-E power amplifier drives the inductive link, which 
specifications are shown in Table 6.1, to provide the wireless stimulating system with a 2 
MHz sinusoidal input. The off-chip MCU (MSP430) from Texas Instruments (Dallas, TX) 
was chosen for its versatility and ultra-low power consumption [81].      
 
Table 6.1: In Vitro Test Setup Specifications 
Power transmitter Class-E PA 
Carrier frequency (fC) 2 MHz 
Primary coil diameter / inductance (L1) 4.0 cm / 6.8 H 
Secondary coil diameter / inductance (L2) 1.0 cm / 1.2 H 
Distance between L1 and L2  1.5 cm 
Electrodes (4-channel) Quartz-platinum/tungsten  
Electrode length / diameter / tip 15 mm / 80 m / 1 mm 
Electrode spacing (pitch) 3 mm 
Electrodes + saline impedance @ 2.5 kHz 3.8 k + 80 nF in series  
 
 
6.5.1. Adaptive Rectifier with Adjustable VREC 
 Measured waveforms in Fig. 6.12 show how the adaptive rectifier controls its 
turn-on phase depending on the 3-bit phase control input, CTL, to adjust VREC when VINP,N 
peak is constant at 5 V,  load current is set to 2 mA, and fC = 2 MHz. When CTL = 000 
and VREF = 0.83 V, the adaptive rectifier turns on within 50 ns of the beginning of the 
carrier cycle (θ = 36°), once VINP,N > VREC, and turns off after only 20 ns because the 
amount of delivered power is sufficient to increase VREC to the desired level of 2.5 V. 
When CTL = 011 and VREF = 1.13 V, the onset of rectifier turn-on shifts to 66 ns from the 
beginning of the carrier cycle (θ = 47.5°) and the on period adaptively increases to 28 ns 
to generate a higher VREC = 3.4 V. When CTL = 111 and VREF = 1.53 V, the adaptive 
rectifier operates almost like a regular active synchronous rectifier with θ = 68.4° and the 
on-time of 65 ns until VINP,N goes below VREC, while delivering more power to achieve the 
highest possible VREC = 4.6 V. In addition, when VREC = 2.5 V with IOUT = 2 mA, the 
adaptive rectifier results in a small ∆VREC < 3 mV against VIN,peak variations within 3 V to 
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Fig. 6.12. Measured waveforms of the adaptive rectifier generating the multilevel VREC from 5 V peak 
constant VINP,N depending on the 3-bit CTL input. In each case, IOUT is set at 2 mA and fC = 2 MHz. 
 
 Fig. 6.13 shows the adaptive rectifier PCE vs. VREC with VINP,N peak and load 
current kept constant at 5 V and 2.8 mA (the highest ISTIM = 2.48 mA for this stimulator), 
respectively.  
 
Fig. 6.13. Measured and simulated PCE vs. VREC of the adaptive rectifier. Peak of VINP = VINN = 5 V, fC = 2 
MHz, and IOUT = 2.8 mA. 
 
 The adaptive rectifier achieves competitive PCEs of 78 ~ 94% and 72 ~ 87% in 


















































VREC output between 2.5 ~ 4.6 V, controlled by its 3-bit input. The PCE slightly decreases 
with lower VREC because the rectifier dropout voltage becomes a larger percentage of 
VREC, and the on-resistance of the rectifying switches increase at lower voltages. 
Nonetheless, the adaptive rectifier still achieves considerably higher PCE than using a 
conventional rectifier followed by an adjustable regulator to generate the desired DC 
voltage. The difference between simulated and measured PCEs may be the result of 
mismatches between rectifying switches and their phase control comparators, as well as 
the effects of parasitic inductance and capacitance of the measurement setup, as 
explained in chapter 2.2.5.    
6.5.2. Adaptive Supply Control and Active Charge Balancing 
Measured waveforms of the stimulator outputs, VSTIM1,2, and the voltage detector 
output, VDET, are shown in Fig. 6.14 when ±1.04 mA biphasic-bipolar stimulus currents at 
TS = 400 μs flow between VSTIM1,2 through a series RSCDL load, which was chosen to be 2 
kΩ and 500 nF for the DBS application [58], [82]. For closed-loop adaptive supply 
control, the MCU samples VDET at the end of the cathodic phase to measure VSTIM,peak in 
Fig. 6.8. The adaptive rectifier receives the phase control signals and automatically 
adjusts VREC to be 0.2 ~ 0.5 V higher than VSTIM,peak, to keep a small voltage drop across 
the stimulating current source, ∆V, for high stimulation efficiency. The MCU samples 
VDET again at the end of stimulation (anodic phase) to check the residual voltage between 
electrodes. If the voltage falls outside a safe window, set to ±50 mV, the active charge 
balancing circuit injects either a small positive or a negative current pulse (adjustable ±20 
μA for 20 μs), and repeats the sampling procedure via the MCU until the residual charge 
is neutralized. 
Fig. 6.15 compares the stimulator supply voltage and PCE vs. ISTIM graphs 
between adaptive, VREC, and fixed, VDD, supplies when RS = 2 kΩ, CDL = 500 nF, and TS = 
400 μs. In Fig. 6.15a, the adaptive VREC was measured with 0.3 V increments between 2.5 
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V and 4.6 V vs. ISTIM. In these measurements, VREC - VSTIM,peak < 0.2 V, while the fixed 
VDD was measured at 4.6 V. Fig 6.15b compares the stimulation power efficiencies vs. 
ISTIM between the fixed and adaptive mechanisms, using the measured supply voltages in 
Fig. 6.15a as well as (6.3) and (6.5), respectively, while including the stimulator IStatic = 
14 μA.  
 
 
Fig. 6.14. Measured waveforms of the current stimulator with RS = 2 kΩ and CDL = 500 nF connected in 
series between two active sites, as shown in Fig. 6.7, demonstrating the adaptive VREC control and active 
charge balancing operations through the voltage readout channel. 
 
 
                           (a)               (b)               (c) 
Fig. 6.15. (a) Adaptive VREC and fixed VDD vs. ISTIM, (b) stimulation power efficiencies vs. ISTIM, and (c) 
overall power efficiencies, i.e. rectifier + stimulator, vs. ISTIM. Solid line: adaptive supply control, dashed 

















































































































As expected, with lower ISTIM, the large voltage difference between VDD and VSTIM 
increases the power loss in the stimulator output stage (P21 and N22 in Fig. 6.7), degrading 
the fixed voltage stimulation power efficiency. On the other hand, the adaptive VREC 
keeps the voltage difference across the stimulator output small to minimize the power 
loss regardless of the ISTIM variations. As a result, the stimulation power efficiency with 
the adaptive supply control (58 ~ 68%) is up to 30% higher than the fixed VDD (31 ~ 
63%). In Fig. 6.15c, the overall power efficiencies from secondary coil, L2, to the load 
were calculated by multiplying the measured PCE of the adaptive rectifier in Fig. 6.13 
and the stimulation efficiency in Fig. 6.15b. Since the adaptive rectifier achieves 
relatively high PCEs even with lower VREC levels, adaptive supply control still leads to 
higher overall power efficiencies (41 ~ 58%) compared with using a fixed supply (27 ~ 
55%).  
The MCU consumes ~19 μA in the standby mode and  ~400 μA for running the 
ADC and generating control signals at VDIG = 1.8 V and CLK = 2 MHz. Power 
consumption for these functions can be significantly reduced by sampling the peak 
stimulation voltage periodically, e.g. once every 10 ~ 20 cycles, to occasionally adjust the 
CTL. Moreover, the MCU functions can be integrated on chip by a low-power 3-bit SAR-
ADC for generating the 3-bit CTL signal and simple control logic, leading to much lower 
power consumption compared to the off-chip MCU in the current prototype.    
INL and DNL of the 5-bit cathodic/anodic stimulus currents, ISTIM1 and ISTIM2, for 
bipolar stimulation were measured and presented in Fig. 6.16 along with the stimulation 
current mismatch, ΔISTIM = ISTIM1 - ISTIM2. Both ISTIM1 and ISTIM2 show similar tendencies 
between 0.08 mA and 2.48 mA with 5-bit resolution, achieving the maximum INL and 
DNL of 0.43 and 0.17 LSB, respectively. The maximum ΔISTIM between ISTIM1 and ISTIM2 
was ~4 μA.  
Fig. 6.17 shows the measured waveforms of the clock recovery and the ASK-
demodulated data recovery blocks for the forward data telemetry. In Fig. 6.17a, a 2 MHz 
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clock signal, CLK, has been recovered from the 2 MHz carrier signal. In Fig. 6.17b, the 
amplitude variations of the primary coil voltage at 5.8% (= 3.8 V / 65.2 V) modulation 
index, induced across L2, have resulted in ~100 mV variations in VENV. The ASK 
demodulator has then recovered the serial data bit stream, DATA, at 50 kbps.     
 
 
Fig. 6.16. Measured INL and DNL of the 5-bit ISTIM1 for cathodic stimulation and ISTIM2 for anodic 
stimulation along with the stimulation current mismatch, ΔISTIM, between ISTIM1 and ISTIM2.     
 
 
    (a)                           (b) 
Fig. 6.17. Measured waveforms of (a) the 2 MHz clock recovery, and (b) 50 kbps data recovery from the 2 


















































VREC (=4.6V) Primary coil (L1) voltage
Secondary coil (L2) voltage, VINP
Envelope detector output, VENV








6.5.3. In Vitro Experiments 
 The proposed wireless stimulating system was verified through in vitro 
experiments using quartz-platinum/tungsten electrodes (EF8025, Thomas Recording, 
Giessen, Germany) and saline solution, as shown in Fig. 6.18. To emulate the DBS 
stimulation, 4 electrodes were aligned in parallel with 3 mm pitch spacing and soaked in 
0.9% NaCl solution, which represents the brain tissue conductivity [83], [84]. The 
measured average impedance between adjacent electrodes in the solution was ~3.8 kΩ 
and 80 nF in series at 2.5 kHz. Table 6.1 summarizes the in vitro test setup specifications. 
 
 
Fig. 6.18. Test setup for in vitro experiments using the wireless adaptive stimulator including an inductive 
link operating at 2 MHz and 4 platinum/ tungsten electrodes soaked in saline solution to emulate the DBS 
application. 
  
 Fig. 6.19 shows the measured stimulation waveforms from the in vitro 
experiments, focusing on the stimulator’s adaptive supply control, active charge 
balancing, and multi-channel stimulation capabilities. In Fig. 6.19a, two different 
stimulation currents, ±240 μA and ±480 μA, were applied to the saline solution through 
electrodes, and the supply voltage, VREC, was automatically set to 2.8 V and 3.4 V, 
respectively, which maximize the stimulation efficiency. At the same time, the active 
charge balancing mechanism ensured that the residual charge was neutralized following 
biphasic stimulation. Fig. 6.19b shows the multi-channel stimulation waveforms among 4 
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electrodes. The selected channels sourced and sinked ±560 μA and 400 μs stimulus 






Fig. 6.19. Measured stimulation waveforms from the in vitro experiments showing (a) adaptive supply 
control with different stimulation currents, active charge balancing, and (b) multi-channel stimulation 
capability.  
 
6.5.4. Performance Summary and Discussion 
Table 6.2 benchmarks the proposed adaptive rectifier that was presented in 
chapter 6.3 against several recently published active rectifiers. While being capable of 
generating multilevel output voltages between 2.5 V and 4.6 V from a constant 5V peak 
AC input, the adaptive rectifier maintains high measured PCE of 72 ~ 87%, depending on 
the VREC level, when delivering 2.8 mA to the load. The voltage conversion efficiency, 






























Ch1 and Ch2 are activated
Ch3 and Ch4 are activated
Stimulation voltage
Between Ch3 and Ch4
Stimulation voltage
Between Ch1 and Ch2
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Table 6.2: Adaptive Rectifier Benchmarking 
Publication 2008 [30] 2009 [32] 2009 [31] 2012 [67] This work 













VIN, peak (V) 5 1.25 2.4 1.5 5 
VREC (V) 4.36 0.96 2.08 1.33 2.5 ~ 4.6 (3-bit) 
VCE (%) 87.2 76.8 86.7 89 50 ~ 92 
83.8 RL (kΩ) 1 2 0.1 1 IL = 2.8 mA 
fC (MHz) 1 10 1.5 13.56 2 
Area (mm
2
) 0.4 0.86 0.4 0.009 0.3 
PCE 
(%) 
Sim. 90.4 N/A 87 N/A 78 ~ 94 
Meas. 84.8 76 N/A 81.9 72 ~ 87 
 
Table 6.3 summarizes the overall specifications of the proposed wireless 
stimulating system. The current stimulator achieves 58 ~ 68% power efficiency 
regardless of the ISTIM and VSTIM variations thanks to the adaptive supply control 
mechanism. It should be noted that the stimulation efficiency may also vary depending on 
the electrode/tissue impedance and the stimulus pulse width, as shown in (6.6).  
 
Table 6.3: Wireless Stimulating System Specifications 
Overall System Current Stimulator 
Process 0.5 µm CMOS # output ch. 4-ch (DBS) 
ASIC area 2.25 mm
2
 Stim. rate 15.6 ~ 500 Hz
*
 
Power source Inductive link Pulse width 16 ~ 512 μs
*
 
Power Management Current range 0.08~2.48mA (5b) 
Adjustable VREC 2.5 ~ 4.6V (3b) INL / DNL 0.43 / 0.17 LSB 
Measured PCE 72 ~ 87% Ch. max. ΔI 4 μA 
VDIG 1.8 V IStatic 14 μA
**
 
OVP threshold VIN,peak > 5.8V VHead 150 mV 
Back telemetry short-coil LSK Charge balan. Active pulse injection 
Forward Telemetry Stim. PCE 58 ~ 68%
***
 
Clock freq. 2 MHz Voltage Readout Channel 
ASK data rate 50 kbps In/out range 0~4.6 V / 0.2~1.6 V 
Modul. index 5.8% IStatic 12 μA
**
 
                   *




 Vary with load model and pulse width 
 
In the case of stimulating through multiple electrodes with different peak voltages, 
the adaptive supply voltage needs to follow the highest site voltage to properly stimulate 
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all sites, limiting the improvement achieved in stimulation efficiency. This is why we 
recommend this technique for applications, such as DBS, which involve a relatively small 
number of macro sites that have similar properties. In applications with a large number of 
sites, such as retinal implants, it is conceivable to divide the sites into smaller subsets and 
use multiple independent adaptive rectifiers and current drivers, one per subset, at the 
cost of larger chip area.   
The proposed system dissipates a maximum power of ~15 mW, assuming 
constantly flowing stimulus current, resulting in temperature rise well below the safe 
1 °C limit [85]. If the efficiency of the transcutaneous inductive link is 60% at 10 mm 
coil separation from [17], the necessary Tx power at 2 MHz can be estimated at ~25 mW. 
This is well below the FCC’s 100 mW/cm
2
 limit for maximum permissible exposure 





A POWER-EFFICIENT SWITCHED-CAPACITOR STIMULATING 
(SCS) SYSTEM FOR ELECTRICAL AND OPTICAL STIMULATION 
7.1. Introduction 
Deep brain stimulation (DBS) has been proven as an effective therapy to alleviate 
Parkinson’s disease, tremor, and dystonia [48], [49]. Traditional DBS devices have used 
large primary batteries implanted in the chest area, which need to be replaced every 2~5 
years through surgery [50]. Moreover, subcutaneous interconnects from batteries pass 
across the neck to reach the electrodes implanted deep in the brain, resulting in risk of 
mechanical failure due to head motion. Towards less invasive head-mounted DBS, we 
have utilized an inductive transcutaneous link from a behind the ear (BTE) rechargeable 
energy source, similar to cochlear implants, to provide sufficient power without size, 
lifetime, and discomfort of chest-mounted battery-powered traditional DBS [1].   
The next step is adopting aggressive power management schemes to further 
improve the DBS efficiency. Voltage-controlled stimulation (VCS) enables power-
efficient stimulation, while balancing the stimulation charge is quite complicated in VCS 
because the electrode impedance varies over time and position [52], [53]. On the contrary, 
current-controlled stimulation (CCS) provides precise charge control and safe operation, 
but it has low power efficiency due to the dropout voltage across current sources [47], 
[58]. Switched-capacitor stimulation (SCS), proposed in [87], takes advantage of both 
high efficiency and safety using capacitor banks to transfer charge to the tissue, but it 
requires an efficient on-chip capacitor charging system, directly from the inductive link. 
Here, we present the first integrated wireless SCS system-on-a-chip with inductive 
capacitor charging and charge-based stimulation capabilities, which can improve both 
stimulator (before electrodes) and stimulus (after electrodes) efficiencies in DBS. 
Fig. 7.1 compares the conventional CCS with the proposed SCS while 
emphasizing the inductive power flow and stimulus waveform shapes. The CCS requires 
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a rectifier, a regulator, and an array of current sources to generate a rectangular stimulus. 
Power losses at each stage result in poor overall stimulator efficiency, which is defined as 
the stimulator output power over input power from the L2C2 tank. On the contrary, the 
inductively powered SCS efficiently charges the storage capacitors directly from the 
inductive link and delivers the stored charge to the tissue (series RC), improving 
stimulator efficiency. In addition, the proposed SCS is capable of generating a decaying-
exponential stimulus by dumping charge in capacitors to the tissue without wasting 
additional power. The decaying-exponential stimulus can be more effective in activating 
the target tissue than conventional rectangular or ramp stimulus when consuming the 






Fig. 7.1. Conceptual diagrams of (a) the conventional CCS and (b) the proposed SCS.  
 
Moreover, direct optical stimulation of neural cells, called optogenetics, has 
become another effective way to activate genetically modified neurons by using various 
light-delivery schemes with LEDs because of its fast, spatially controlled, and minimally 
invasive modulation of cellular activity [88], [89]. However, LEDs typically require high 
instantaneous power to emit sufficient light for optical stimulation, which is a limiting 
factor in conventional inductively powered devices because the load variation affects the 








































































we have also utilized the SCS system for power-efficient optogenetics by periodically 
discharging the capacitors into LEDs, providing high instantaneous current to LED arrays.    
7.2. A Wireless Capacitor Charging System through Inductive Links 
7.1.1.  Capacitor Charging Concept 
 Charging capacitors from a voltage source through a switch achieves maximum 
50% efficiency, wasting half of input energy in the switch. On the other hand, charging 
capacitors with a current source can minimize the switching loss as the fixed charging 
current becomes smaller [91]. Fig. 7.2 shows the conventional Li-ion battery charging 
techniques in inductively powered devices. AC-DC converters, e.g. a rectifier or a 
voltage doubler, convert an AC input voltage from an inductive link to a DC supply 
voltage, VDD, resulting in AC-DC power loss. In Fig. 7.2a, the current source charges the 
capacitor directly without switches by controlling its gate voltage [92]. However, the 
current source still wastes energy because of the difference between supply and capacitor 
voltages, VDD - VC. Generating an adaptive supply voltage, AVDD, in Fig. 7.2b keeps the 
dropout voltage of the current source small, AVDD - VC, while suffering from the 
additional DC-DC power loss [93]. The charging system in Fig. 7.2c utilizes a back 
telemetry link to control the inductive power, adjusting VDD depending on the VC level to 
reduce the voltage drop across the current source [94]. However, it requires additional 
sensing and control circuits as well as an external feedback loop through an optical link.  
 
 
                           (a)                                              (b)                                                   (c) 
Fig. 7.2. Conventional inductive Li-ion battery charging techniques in current source (CS) mode from (a) a 
fixed supply voltage [92], (b) an adaptive supply voltage [93], and (c) a supply voltage adjusted by an 





















































 The concept of the proposed capacitor charging system starts from utilizing a 
series charge injection capacitor as a current source, which generates a fixed amount of 
predefined charging current. Fig. 7.3 shows the simplified circuit diagram of the 
inductive capacitor charging system, which charges a pair of positive and negative 
capacitors, CP and CN, respectively.  
 
 
Fig. 7.3. Simplified circuit diagram of the inductive capacitor charging system. 
 
 The secondary coil, L2, and its parallel resonant capacitor, C2, which generate a 
coil voltage, VCOIL, are followed by a series charge injection capacitor, CS, which 
provides an input voltage, VIN, to CP and CN through switches, SWP and SWN, 
respectively. SWP turns on when VIN > VCP for positive CP charging, and SWN turns on 
when VIN < VCN for negative CN charging with respect to the ground, GND. When VCN < 
VIN < VCP, both switches turn off, and VIN follows VCOIL. Then, when either SWP or SWN 
turns on, the switch connects VIN to a positive or negative capacitor voltage, VCP or VCN, 
holding VIN relatively constant and generating a fixed charging current, ICH, through CS. 
For example, when VIN > VCP, SWP connects VIN to VCP to hold VIN around VCP, while 
VCOIL keeps increasing. Thus, the voltage variation across CS, VCOIL - VIN, generates the 
positive ICH until VCOIL reaches its positive peak. When VCOIL starts decreasing from its 
peak, VIN also decreases below VCP, and SWP turns off. The charging current, ICH, can be 
expressed as,  
                                                                        
 The ICH value can be adjusted by choosing proper CS, which will be discussed in 
















voltage drop across CS does not dissipate power, improving the charging efficiency from 
L2 to the capacitor pair. 
7.1.2. Charging Time and Efficiency Analysis 
 The smaller the charging current, the higher the capacitor charging efficiency and 
the smaller the power loss in switches, leading to longer charging time. Hence, the 
charging current, ICH, should be optimized to charge the capacitors efficiently within a 
desired period. We modeled the charging time and efficiency depending on ICH with 
simplified voltage and current waveforms of the capacitor charging system in Fig. 7.4. In 
this analysis, fc is the carrier frequency that is received via VCOIL, n is the number of 
charging cycle, and t[n] is the transition time of VIN when VCN < VIN < VCP. In this 
simplified model, we assume: 1) VCOIL is sinusoidal with a constant peak voltage, VPeak, 2) 
switches turn on and off at ideal times, and VIN becomes equal to VCP or VCN with 
negligible voltage drop across closed switches when connected to capacitors, 3) during 
each charging cycle, VCP and VCN are constant, and small voltage increments, ΔVCP and 
ΔVCN, are added to VCP and VCN at the end of each cycle, respectively, and 4) CP and CN 
are equal and charged by the same amount of ICH, i.e. VCP = -VCN.    
 
 
Fig. 7.4. Simplified voltage and current waveforms of the capacitor charging system for modeling and 
theoretical analysis.  
 

















                                                                              
                                                                             
 VCP at the n-th charging cycle, VCP[n], can be obtained from, 
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where ΔVCP[n] is the VCP increment at the n-th charging cycle, from the initial condition 
of VCP[0] = VCN[0] = 0 V.  
 At the n-th charging cycle, t[n] is equal to the transition time, in which VIN 
increases from VCN[n-1] to VCP[n-1]. Therefore,  
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 In (7.5), t[n] can be written as, 
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 With t[n] in (7.6), ΔVCP[n] can be derived as, 
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 Therefore, the charging period, TCH, during which CP and CN are charged to a 
target charging voltage, ± VTG, at the nCH-th charging cycle, can be obtained from,  
    
   
  
             [   ]  ∑    [ ]
   
   
                                  
 The total energy loss in SWP and SWN during nCH charging cycles, ESW[nCH], can 
be calculated as a sum of switching energy losses in each cycle, ΔESW[n],  
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where RSW is the switch resistance. 
 The capacitor charging efficiency, ηCAP, from L2 to the CP and CN pair of 
capacitors can be expressed as, 
     
       
           [   ]      
                                           
where ECP and ECN are the stored energy in CP and CN, which are ECP = CPVTG
2
/2 and ECN 
= CNVTG
2
/2, respectively, and ESYS is the energy consumed by the rest of the system 
during nCH charging cycles.    
 Smaller ICH increases TCH in (7.4) - (7.8), while smaller ICH and RSW increase ηCAP 
in (7.9) - (7.11). Therefore, when the maximum tolerable TCH is known, ICH can be 
selected to be as small as it takes TCH to charge CP and CN for CS and VPeak values in (7.3) 
- (7.8). CS should be smaller than CR, and VPeak > VTG.   
7.1.3. Implementation of the Inductive Capacitor Charging System 
 The overall architecture of the proposed capacitor charging system is shown in 
Fig. 7.5. A power transmitter drives the primary coil, L1, at the designated carrier 
frequency, fc, which induces VCOIL across L2. The capacitor charger consists of switches 
driven by high-speed active drivers to charge a bank of four pairs of capacitors, CP and 
CN. A control unit sets a user-defined target charging voltage, VTG, and generates a 
sequence signal, SCH, to operate the 4-channel capacitor charger sequentially, which can 
be utilized in a programmable multi- electrode neural stimulation [52]. When charging, 
the capacitor charger connects VIN to positive and negative capacitors alternatively to 
hold VIN at VCP or VCN, while generating the fixed charging current, ICH, through CS. In 
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other words, CS operates like a current source that does not dissipate power, while 
reducing the switching loss in the capacitor charger and significantly improving the 
charging efficiency from L2 to the capacitor bank.  
 
 
Fig. 7.5. Overall architecture of the proposed power-efficient capacitor charging system through an 
inductive link. 
 
 In this capacitor charging system, the secondary resonance capacitance, CR, 
connected across L2, can be expressed as,  
         
      
       
                                                     
where C2 is the parallel resonant capacitor, CA is the adaptive tuning capacitor, and CEff is 
the effective capacitance of the capacitor bank, which varies as the capacitor bank voltage 
and switching duty cycle change. An adaptive capacitor tuner compensates for CEff 
variations by automatically adjusting CA to keep CR constant. Therefore, the secondary 
L2C2-tank is maintained at resonance during charging, while maximizing VCOIL. After the 
charging cycle, an end-of-charge (EOC) signal connects VIN to GND, and the adaptive 
capacitor tuner is deactivated, setting CR = C2 + CS. A dual-output VTH- compensated 
rectifier followed by low dropout regulators generates the supply voltages, VDD and VSS, 
from VCOIL, which has little effect on the charging operation as long as VCOIL amplitude is 
kept constant by the adaptive capacitor tuner.   
 Fig. 7.6 shows the schematics of the capacitor charger and one of its active switch 





















































capacitor bank, CP and CN, with EN = high. When VIN > VCP, the active switch driver, 
DRVP, turns on the switch P1 with VP = low to provide the positive charging current, +ICH, 






Fig. 7.6. Schematic diagrams of (a) the capacitor charger and (b) one of its active switch drivers, DRVP.  
 
 Fig. 7.6b shows the active switch driver (DRVP) in which P2, P3, N2, and N3 form 
a common-gate comparator, which inputs are connected to VCP and VIN.  Since the current 
drawn from VIN is much smaller than the charging current, it has little effect on the 
charging operation. An offset block, which consists of current sources, P4 and N4, and 
control switches, P5 and N5, injects additional positive or negative offset current 
depending on a feedback voltage, VF, to expedite VO transition for fast P1 switching, 
maximize the forward current delivered to the capacitor, and minimize the back current to 
improve the charging efficiency. Since VO level depends on VIN amplitude, which varies 
during charging, shoot-through limited inverters level-shift VO to supply levels to drive P1 
with proper VP levels. An offset reset switch, N10, which is driven by VN, resets the offset 


































































the timing of the reset signal depends on VIN, which is independent of process variations. 
DRVN has a symmetrical structure with respect to DRVP.     
 Fig. 7.7 shows the schematic diagram of the adaptive capacitor tuner. A dynamic 
bias and envelope detector sense the positive VCOIL amplitude and compare it to a 
threshold window around VREF = 1.2 V. If VCOIL is outside a designated window (2.7 ~ 
2.8 VP), UP or DN signals from comparators, CMP1 or CMP2, trigger a 7-bit up/down 
counter to progressively adjust a 7-bit binary-scaled set of tuning capacitors, CA = 0 ~ 
127 × (8 pF), between VCOIL and GND, to bring VCOIL amplitude back within this window. 
CA can accommodate the capacitance variations in (7.12), which result from CS (= 1 nF in 
this system) in series with CEff as it varies with VCP,CN. The switches for tuning capacitors, 
P17 to P23, are driven by VDDH, which is the higher voltage between VDD and VCOIL, to 
ensure proper turn-off.   
 
 
Fig. 7.7. Schematic diagram of the adaptive capacitor tuner. 
 
 Fig. 7.8 shows the schematic diagram of the dual-output VTH- compensated 
rectifier. VCOIL is converted to two half-waves, VINP and VINN, to prevent overvoltage 
across the following transistors that constitute a positive and negative rectifier pair, 
generating VRECP and VRECN, respectively. In the positive rectifier, VTH(P28) of the diode-
connected transistor, P28, compensates for VTH(P27) of the rectifying switch, P27, resulting 
in a small voltage drop of VGS(P27) - VGS(P28) and high AC-DC power conversion efficiency. 
































































Fig. 7.8. Schematic diagram of the dual-output VTH-compensated rectifier. 
 
7.1.4. Measurement Results 
 The 4-channel capacitor charging system was fabricated in the TSMC 0.35-μm 
4M2P n-well standard CMOS process, occupying 2.1 mm
2
. Fig. 7.9 shows the chip 
micrograph and floor plan of the charging system along with the inductive powering 
setup. A Class-E power amplifier (PA) on the transmitter side drives the primary coil (L1 
= 6.8 μH and 1 = 4 cm) at 2 MHz and delivers power across a 15 mm gap to the 
secondary coil (L2 = 1.2 μH and 2 = 1 cm).  
 
 
             (a)                                                                             (b) 
Fig. 7.9. (a) Chip micrograph and (b) testing setup through an inductive link.  
 
 Waveforms in Fig. 7.10 show how the capacitor bank is being efficiently charged 
from VCOIL. In Fig. 7.10a, the peaks of VIN follow VCP and VCN traces during charging 
because the fixed charging current, ICH, results in a small constant voltage drop across the 
capacitor charger switches, P1 and N1. With CP = CN = 1 μF, each capacitor pair was 






























































active switching waveforms when VCP,CN = 0, ±1, and ±2 V. When VIN > VCP, P1 turns on, 
holding VIN to VCP plus voltage drop across SWP, and the voltage across CS, VCOIL - VIN, 
starts to increase, flowing +ICH into CP. As VCP increases, the switching duty cycle 
decreases while the slope of VCOIL - VIN remains almost the same, generating a fixed 
charging current.  
 
 
    (a) 
 
    (b) 
Fig. 7.10. Measured waveforms of (a) the capacitor charger and (b) its zoomed-in switching as VCP,CN of 1 
μF capacitor pairs reach ±2 V in 420 μs. 
 
 Fig. 7.11 shows how the adaptive capacitor tuner compensates for the CEff 
variations and maintains VCOIL amplitude constant during charging. In Fig. 7.11a, the UP 
signal triggers the up/down counter, automatically increasing the adaptive tuning 
capacitor, CA, to 624 pF as VCP increases. Therefore, CA compensates for the CEff 
VCOIL 
VCP (=2V)VIN
VCN   (=-2V)
B
C

































variations, and the secondary resonance capacitance, CR, in (12) stays at C2 + CS during 
charging, generating a relatively constant VCOIL with small ΔVCOIL = ±50 mV variations. 
In Fig. 7.11b, where the adaptive capacitor tuner is deactivated, VCOIL amplitude has 
dropped by 500 mV because of the resonance capacitor detuning, resulting in VDD 
reduction and limitation of VCP to only 1.8 V, instead of the 2 V target. Therefore, the 
adaptive capacitor tuner ensures proper charging operation with sufficient VCOIL 
amplitude against CR detuning.  
 
 
                                                   (a)                                                  (b) 
Fig. 7.11. Measured waveforms of VCOIL and VCP,CN variations during capacitor charging (a) with and (b) 
without the adaptive capacitor tuning mechanism. 
 
 Fig. 7.12 shows the measured, simulated, and calculated values of the capacitor 
charging time and efficiency, while sweeping the target charging voltage, VTG, from ±1 V 
to ±2 V, to verify the accuracy of our measurement as well as provide insight for further 
improvements. Calculated charging time and efficiency have been derived from (7.4) - 
(7.8) and (7.9) - (7.11), respectively, with fc = 2 MHz, CS = 1 nF, CP = CN = 1 μF, and 
VPeak = 2.7 V. We assumed that RSW = 1.5 ~ 6 Ω depending on VCP,CN and the system 
supply power, PSYS = 400 μW, from simulations. In Fig. 7.12a, the 1 μF capacitor pair 
was charged up to ±2 V in 420 μs. The amount of charging current at each charging cycle 
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t[n] in (7.6), before charging. Therefore, as the capacitor voltages increase, capacitors 
require longer charging time for the same amount of voltage increment. Shorter charging 
time in calculations is the result of the ideal switching of SWP and SWN, regardless of 




Fig. 7.12. Measured, simulated, and calculated (a) capacitor charging time and (b) charging efficiency vs. 
target charging voltage at fc = 2 MHz, CS = 1 nF, CP = CN = 1 μF, and VPeak = 2.7 V.  
 
 In Fig. 7.12b, the charging efficiency was defined as the stored DC energy in the 
capacitor bank over the total input AC energy of the capacitor charging system. The 
highest efficiency of 82% was measured when 1 μF capacitors were charged up to VTG = 
±2 V. Lower |VCP,CN| increases RSW of P1 and N1 switches, leading to larger switching loss 
and lower charging efficiency as VTG decreases. Discrepancies between measured and 
simulated efficiencies mainly result from larger RSW of the chip, which was estimated 
about 4 ~ 16 Ω by observing voltage drops across switches, compared to the simulated 
RSW = 1.5 ~ 6 Ω. The calculated charging efficiency with RSW = 4 ~ 16 Ω shows closer 
results to the measured efficiency. While RSW can be further reduced by optimizing the 
switch sizes, the proposed capacitor charging system achieves high measured charging 
efficiency of 63 ~ 82% with CP = CN = 1 μF charged up to ±1 ~ ±2 V in 132 ~ 420 μs. 
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Table 7.1: Inductive Capacitor Charging System Specifications 
Overall System Capacitor Charger 
Process 0.35 μm CMOS # of channel 4 
L2 / C2 / CS 1.2μH / 4nF / 1nF Target voltage ±1 ~ ±2 V 
Carrier freq. 2 MHz Charging eff. 63 ~ 82% 
Coil distance 1.5 cm Charging time 132 ~ 420 μs 
VCOIL peak 2.7 V CP / CN 1 μF / 1 μF 
Area 2.1 mm
2
 PSupply(Charging) 240 μW 
Rectifier / Regulator Adaptive Capacitor Tuner 
VRECP / VRECN 2.25 V / -2.25 V Tuning bit 7-bit 
VDD / VSS 2.1 V / -2.1 V Adaptive cap. 0 ~ 1024 pF 
Rec. PCE 72% w/ 50 kΩ PStatic 20 μW
*
 
             *
Simulation 
 
7.3. A Power-efficient Switched-capacitor Stimulating (SCS) System 
7.3.1.  SCS System Architecture 
Fig. 7.13 shows the overall architecture of the wireless SCS system for head-
mounted DBS. The inductive capacitor charger charges four pairs of positive/negative 
storage capacitors, CP1~4 and CN1~4, sequentially, while the adaptive capacitor tuner 
compensates for the resonance capacitance variation during charging. These capacitors 
deliver charge to the stimulation sites, which can be either micro-electrode arrays (MEA) 
or micro-LED arrays, through capacitor/channel selectors for electrical or optical 
stimulation. For biphasic electrical stimulation, the capacitor pairs are alternately 
connected to the electrodes, dumping negative and positive charge to the tissue. A current 
limiter limits the stimulus amplitude to prevent large current flowing through the tissue. 
To ensure charge-balanced stimulation, a charge monitoring circuit measures the amount 
of charge injected and withdrawn by observing storage capacitor voltages, and 
dynamically changes the stimulus pulse width to neutralize the residual charge in the 
tissue. An additional charge balancing circuit further prevents residual charge 
accumulation by shorting electrodes to ground for predefined time after stimulation. A 
power management block generates positive and negative system supply voltages and 
reference voltages, while a timing controller provides timing signals for capacitor 
120 
 
charging and charge-based stimulation. In forward data telemetry, a pulse-position-
modulated clock/data recovery (PPM-CDR) extracts synchronized data and clock from an 
on-off-keying (OOK) modulated coil voltage, VCOIL, setting a 40-bit shift register through 
a serial-to-parallel converter (S2P) with 8-bit preambles, to store stimulation parameters. 
Load-shift-keying (LSK) back telemetry has been adopted for forward telemetry 
handshaking and closed-loop power control by sensing VCOIL amplitude. 
 
 
Fig. 7.13. Overall architecture of the integrated wireless SCS system for head-mounted DBS. 
 
The decaying-exponential shape of the current stimulus can be adjusted by 
changing stimulation parameters that are set through the forward telemetry. Fig. 7.14 
shows the simplified SCS system and electrodes/tissue model to analyze the decaying-
exponential current stimulus. The electrodes/tissue model includes a series RS and CDL, 
which represent the solution spreading resistance and the double-layer capacitance, 




















































































































Fig. 7.14. Simplified SCS system and electrode/tissue model. 
 
Assume that storage capacitors, CP and CN, are charged to target voltages, VTP and 
VTN, respectively, and CDL is discharged to 0 V. When CP is connected, the stimulation 
current, ISTIM, flows to the tissue through electrodes. During the positive stimulation, VCP, 
VCDL, and ISTIM can be expressed as,  
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Then, ISTIM can be derived further as,  
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From (7.16), the peak stimulation current, ISTIM,Peak (= VTP / RS), and the time 
constant of decaying exponential, τ, can be adjusted by changing the target charging 
voltage, VTP, and the number of storage capacitors connected to the tissue (= CP x n), 
respectively. The positive stimulation period, TP, can be also controlled through forward 
telemetry, enabling flexible shapes of decaying-exponential current stimulus as shown in 
Fig. 7.14. The negative stimulation current can be adjusted in the same way with VTN, CN, 



















7.3.2. Circuit Details and Design Considerations 
Since capacitor charging efficiency is a dominant factor in stimulator efficiency, 
we utilized the power-efficient inductive capacitor charging concept in chapter 7.2 plus 
additional safety features for SCS. Fig. 7.15 shows the schematic diagram of the 
improved 4-channel inductive capacitor charger. A coil voltage, VCOIL, is followed by a 
series charge injection capacitor, CS, which provides an input voltage, VIN, to CP1 and CN1 
through switches P1 and N1, respectively. When VCP1 < VIN < VCN1, both switches turn off, 
and VIN follows VCOIL. Then, when either P1 or N1 turns on by a switch driver, DRVP or 
DRVN, the switch connects VIN to positive or negative capacitor voltage, VCP1 or VCN1, 
holding VIN relatively constant. Since VCOIL keeps increasing or decreasing, the voltage 
difference across CS generates a fixed charging current to the storage capacitors. In other 
words, CS operates like a current source that does not dissipate power, while reducing 
switching loss and improving charging efficiency from the inductive link to capacitors. 
 
 
Fig. 7.15. Schematic diagram of the 4-channel dual-control inductive capacitor charger. 
 
The improved charger benefits from dual-voltage control capability provided by 
comparators, CMPP and CMPN, and a 5-bit dual-output DAC to guarantee that VCP1 and 
VCN1 are separately charged to target voltages, VTP and VTN, respectively. Otherwise, even 
small residual voltage mismatch between CP1 and CN1 can be accumulated during long-
term stimulation and saturate either VCP1 or VCN1. There is also a reset function that can 























































operates sequentially, the end-of-charge (EOC) switch connects VIN to GND after 
charging. In addition, the adaptive capacitor tuner adopted from chapter 7.2 automatically 
compensates for variations of secondary resonance capacitance during charging.    
For accurately charge-balanced biphasic stimulation, we have utilized the charge 
monitoring circuit as shown in Fig. 7.16. The charge monitoring circuit utilized a 
capacitive-feedback amplifier to integrate the discharged voltages from storage capacitor 
voltages, VCP and VCN, during stimulation to detect the amount of negative and positive 
charge transferred to tissue. A charge monitoring signal, SCM, stays at 0 before 
stimulation, while amplifiers A1 and A2 operate as buffers, storing their offset voltages in 
C5. When the negative stimulation starts first with SCM = 1 for a predefined period, A1 
becomes a capacitive-feedback amplifier, and A2 operates as a comparator, while their 
offsets are cancelled through C5. A sensing voltage, VSEN, decreases as VCN increases in 
this period. When VCP discharges for positive stimulation, VSEN increases again. When the 
amounts of VSEN decrement and increment are equal, SCM = 0 again, and the positive 
stimulation stops to ensure that the net injected and withdrawn charges are zero. 
 
 
Fig. 7.16. Schematic diagram of the charge monitoring circuit. 
 
Fig. 7.17 shows the schematics of the OOK demodulator and PPM-CDR. In the 
OOK demodulator, VCOIL is converted to a half wave through P2 and P3 to prevent 
overvoltage across a following diode-connected rectifying transistor, P4. Then, the 
envelope of VCOIL is extracted through P4 and a hysteresis comparator, A3, to provide a 













































clock, CLK, through a frequency divider (DFF1). CLK controls the timing and amplitude 
of VPPM by alternately charging and discharging C7 through current sources, I2 and I3, 
respectively. If positioning ratio among three pulses of SPPM is 7:3, I2 charges C7 for 
longer time, and VPPM exceeds a reference voltage, VREF2, during CLK = 1. Then, a 
demodulated signal, SPPD, is sampled in DFF2, leading to DATA = 1. On the contrary, 
when the positioning ratio is 3:7, VPPM does not reach to VREF2 during CLK = 1, resulting 
in DATA = 0. Since the stimulation parameters are set only once and the OOK pulse 
width is narrow (3μs), the OOK-PPM offers a simple but robust programming method 
without costing the system efficiency. 
 
 
Fig. 7.17. Schematic diagrams of the OOK demodulator and PPM-CDR.  
 
 In addition, the LSK back telemetry has been utilized for the closed-loop power 
control to accommodate with a wider range of mutual coil arrangement. An external 
power transmitter (Tx) in Fig. 7.13 increases the transmitted power by default with an 
adjustable step size unless detecting the back telemetry data. When the envelope of VCOIL 
exceeds a certain threshold, the VCOIL sensing block sends short pulses (1.5 μs) at 500 Hz 
to the LSK block, closing the switch across the secondary coil, L2. Then, the voltage 
increment across the primary coil, L1, is detected by the external LSK sensing block, and 
the power Tx decreases the transmitted power until no more back telemetry data are 






















































7.3.3. Electrical Stimulation Measurement 
The 4-channel wireless SCS system was fabricated in the TSMC 0.35-μm 4M2P 
standard CMOS process, occupying 12 mm
2
 including pads. Fig. 7.18 shows the chip 
micrograph and floor plan of the wireless SCS system. 
 
 
Fig. 7.18. Fabricated chip micrograph of the wireless SCS system. 
 
Measured waveforms in Fig. 7.19 show the operation of charge monitoring (CM) 
circuit while changing the storage capacitor voltages, VCP1 and VCN1, and the negative 
stimulation period, TN. A negative-first biphasic stimulation voltage, VSTIM, flows through 
a series RC model (500 Ω and 1 μF) for the DBS application [58], [82]. In Fig. 7.19a, the 
negative stimulation is applied for predefined 512 μs with one ±2 V capacitor pair, 
discharging VCN1 by 850 mV. Then, the positive stimulation period, TP, is dynamically 
adjusted to 228 μs by the charge monitoring circuit, discharging the same amount of 
∆VCP1 to ensure that injected and withdrawn charges are neutralized. Similarly, when TN 
= 256 μs with one ±0.45 V capacitor pair in Fig. 7.19b, the positive stimulation is 
provided for TP = 172 μs to discharge ∆VCP1 = 150 mV, leading to charge balancing.    
Fig. 7.20 shows the overall SCS waveforms focusing on stimulation with different 
number of storage capacitor pairs. In Fig. 7.20a, one capacitor pair charged to ±2 V 
provides the stimulation current, ISTIM, with a decaying-exponential shape, and its 
amplitude (= 4 mA) and time constant (= 250 μs) depend on storage capacitors (= 1 μF), 






























































With four capacitor pairs in Fig. 7.20b, the time constant of ISTIM increases to 400 μs, 
while smaller voltage of 280 mV is discharged from each capacitor. After stimulation, 
capacitor pairs are sequentially charged to target voltages again, while the site is shorted 
to GND during a predefined period for additional charge balancing.  
 
 
                                                (a)                                                                        (b) 
Fig. 7.19. Measured waveforms of the charge monitoring circuit with (a) VCP1 = 2 V, VCN1 = -2 V, and TN = 
512 μs and (b) VCP1 = 0.45 V, VCN1 = -0.45 V, and TN = 256 μs.   
 
 
                                               (a)                                                                       (b) 
Fig. 7.20. Measured waveforms of the overall SCS system focusing on stimulation with (a) one capacitor 

























































































 Fig. 7.21 shows the measured waveforms of forward/back data telemetry. In Fig. 
7.21a, VCOIL was OOK-demodulated to the pulse-position-modulated signal, SPPM, which 
is converted to synchronized 15.6 kbps data and clock by PPM-CDR. Then, the recovered 
40-bit data are sampled by S2P and stored in shift registers. After receiving the forward 
data, the handshaking block generates two short pulses (2 μs), which are provided to the 
external power Tx through LSK back telemetry for handshaking. Fig. 7.21b shows the 
closed-loop power control capability with LSK back telemetry. When the positive 
rectifier output voltage, VRECP, exceeds the closed-loop target voltage of 2.3 V, the VCOIL 
sensing block provides a back telemetry signal, SBT, with 1.5 μs pulse width at 500 Hz to 
close the LSK switch across L2. Then, a sudden drop in VCOIL increases the secondary 
quality factor, Q2, and the primary coil voltage, VL1, by 5 VPP, which is detected by the 
LSK sensing block.    
 
 
                                                          (a)                                                                         (b) 
Fig. 7.21. Measured waveforms of (a) the forward data telemetry and (b) back data telemetry. 
 
 In order to verify the accuracy of the charge monitoring circuit, we measured the 
discharged voltage mismatch between negative and positive capacitors, CN and CP, for 
biphasic stimulation while calculating the residual charge in the tissue. Fig. 7.22a shows 
the measured discharged voltage of CN (= ∆VCN) and the mismatch between discharged 































voltages, VCP and VCN, from ±0.45 V to ±2 V. The discharged voltage mismatch was 
measured between 14 mV and 22 mV. Fig. 7.22b shows the residual charge, ∆QSTIM, vs. 
VCP,N in the tissue after stimulation, which was derived from,  
       |    |       |      |                                           
where QNEG and QPOS are injected and withdrawn charges during negative and positive 
stimulation, respectively, and CN = CP = 1 μF. While the maximum residual charge was 
22 nC with 512 μs negative stimulation period, the minimum charge ratio between 






Fig. 7.22. (a) Measured discharged voltage mismatch between negative and positive capacitors, ΔVCN - 
ΔVCP, during biphasic stimulation, and (b) the residual charge, ∆QSTIM = |QNEG| - QPOS, in the tissue, while 
sweeping capacitor voltages, VCP,N.   
 
 INL and DNL of the 5-bit storage capacitor voltages, VCP and VCN, with dual-
control inductive capacitor charging were measured and presented in Fig. 7.23 along with 
the charged voltage mismatch, ΔVCH = |VCN| - VCP. While VCP and VCN were charged from 
±0.45 V to ±2 V with 5-bit resolution, the maximum INL and DNL were 0.44 LSB and 
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Fig. 7.23. Measured INL and DNL of the 5-bit storage capacitor voltages, VCN and VCP, along with the 
charging voltage mismatch, ΔVCH = |VCN| - VCP.    
 
7.3.4. Performance Comparison and Summary 
 Table 7.2 benchmarks the proposed wireless SCS system against several state-of-
the-art stimulating systems.  
 
Table 7.2: Inductively Powered Stimulating System Benchmarking 
Publication 2010 [47]  2012 [58]  2011 [54]  This work 
Technology 0.18µm HV 0.35µm 1.5µm 0.35µm 
Stimulator structure CCS VCS + CCS SCS SCS 





Rec. + Reg. 85.6 80
*
 - - 
DC-DC conv. - 55 ~ 94 - - 
Current driver 41.6 - - - 
Charger + Sw. - - 40
**
 80.4 
Total 35.6 44 ~ 75.2 40 80.4 





Max. ISTIM (mA) 0.5 0.45 0.4 (peak) 4 (peak) 
Series RC model 10kΩ + 100nF 1kΩ + 0.93μF 1.15kΩ + 0.98μF 0.5kΩ + 1μF 
*
 With the rectifier only, 
**
 Including power consumption of other blocks. 
 
 Inductively powered stimulating systems, which utilized CCS or VCS, require the 
rectifier, regulator, current driver, and even DC-DC converter to generate rectangular 
stimuli, while power losses at each stage result in poor stimulator efficiencies. The 
stimulating system in [54] adopted switched-capacitor stimulation to utilize decaying-

















































exponential stimuli, but it suffers from poor capacitor charging efficiency. The proposed 
wireless SCS system can achieve high stimulator efficiency of 80.4% when ±2 V 
capacitor pair provides the decaying-exponential stimulus to the tissue thanks to the 
power-efficient dual-control inductive capacitor charger and low-resistance 
capacitor/channel selectors. In addition, our SCS system enables flexible decaying-
exponential shapes by adjusting stimulation parameters through forward telemetry, while 
injected and withdrawn charges are monitored and balanced for safe stimulation. Table 
7.3 summarizes the specifications of the power-efficient 4-channel wireless SCS system.   
 
Table 7.3: Wireless SCS System Specifications 
Overall System Switched-capacitor stimulation 
L1 / L2 / fC 4 μH / 1.2 μH / 2 MHz # of channels 4 (active) + 4 (return) 
ASIC area 12 mm
2
 Stimulation freq. 7.6 ~ 244 Hz (5-bit)
 *
 
System supply 2.1 V / -2.1 V Pulse width 16 ~ 512 μs (5-bit)
*
 
Inductive capacitor charger Charge balancing Charge monitor + passive 
Target voltages ±0.45 ~ ±2 V (5-bit) |QNEG| - QPOS < 22 nC with CP,N = 1 μF 
INL / DNL 0.44 / 0.24 LSB Current limiter 0.012 ~ 1.5mA (5-bit)
**
 
|VCN| - VCP < ±26 mV Forward data telemetry 
Charging eff. / time 45 ~ 82% / 40 ~ 420 μs Data / Preamble bits 40 / 8 bits 




 No limiting option available. 
 
7.3.5. Wireless Optogenetics with SCS 
 The proposed SCS system is capable of providing high instantaneous current 
through storage capacitors without degrading the inductive link coupling and system 
supply voltages, which are limiting factors in conventional inductively powered devices. 
Therefore, we have utilized the wireless SCS system for power-efficient optogenetics by 
periodically discharging the storage capacitors into micro-LED arrays, which requires 
high instantaneous power to emit sufficient light and evoke the neural activity [95]. Fig. 
7.24 shows the conceptual diagram of the wireless SCS system which efficiently charges 
storage capacitors, CP and CN, while being capable of driving micro-LEDs with high 
instantaneous current. After charging, CP and CN pairs are connected in series to provide 





Fig. 7.24. Conceptual diagram of the wireless SCS system for power-efficient optogenetics with micro-
LED arrays. 
 
 Fig. 7.25 shows the 3D model for in vivo wireless optogenetics with the SCS 
system which receives wireless power and data through the inductive link. The SCS 
ASIC drives the 3D flexible optrode array, which consists of micro-LEDs for optical 
stimulation and transparent penetrating electrodes for neural recording, while micro-
needle waveguides enable precise and efficient light delivery to the target tissue with 
high spatial resolution [96]. The neural signals are recorded using a commercial setup 
(RHD2132, Intan Technologies, Los Angeles, CA) from the penetrating electrodes, 
which are wrapped around the waveguide core and only exposed at the tips of the 
waveguides. Therefore, the wireless SCS system with slanted optrode arrays enables 
simultaneous optical stimulation and electrical neural recording for untethered bi-
directional neural interface.   
 
 
Fig. 7.25. 3D model for in vivo optogenetics experiments with the SCS system. Inset: Optrode array with 
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IN VIVO ANIMAL EXPERIMENTS WITH THE SCS SYSTEM 
8.1. Energy-efficient Stimulus Waveform 
8.1.1. Tissue Model 
In addition to high stimulator efficiency, the proposed switched-capacitor 
stimulating (SCS) system is capable of generating the decaying-exponential current 
stimulus by dumping charge in capacitors to the tissue without consuming additional 
power, while the decaying-exponential stimulus is proven to be more effective in 
activating the neural tissue compared to rectangular and ramp stimuli depending on the 
stimulus pulse width when consuming same amount of energy [61], [62]. To verify the 
energy-efficient stimulus waveform shape, we modeled the tissue with axons and 
simulated the effects of stimulus waveforms to the area of tissue activated.    
Fig. 8.1 shows the multi-compartment double-cable model of a mammalian axon 
and its finite-element model, which were adopted from [97]. In Fig. 8.1a, the myelinated 
axon model consists of 21 nodes of Ranvier separated by 20 internodes. Since most of 
axon areas are covered by the myelin sheath, only the nodes of Ranvier are affected by 
the extracellular potential and generate the action potential. Typically, axons with larger 
diameter tend to be myelinated (covered by a myelin sheath), which allows the axons to 
conduct action potentials at greater velocities than unmyelinated axons with smaller 
diameter (not covered by a myelin sheath). In Fig. 8.1b, each node of Ranvier can be 
represented with the Hodgkin and Huxley (HH) model as a nodal compartment, while the 
internodal segments (FLUT and STIN) include the resting potential, Vrest, conductance, 
Gi, and capacitance, Ci. These internodal segments are covered by the myelin sheath, 
which is represented as Gm and Cm. The nodes of Ranvier and the internodal segments are 
connected through the conductance, Ga and Gp, which mean the axoplasmic and 





Fig. 8.1. (a) Multi-compartment double-cable mammalian axon model. (b) Finite-element axon model [97]. 
  
Geometric and electrical parameters of the axon model in Fig. 8.1 have been also 
adopted from [97]. For the tissue modeling here, the geometric parameters of the axon 
fiber with 5.7 μm diameter were used. In this case, the length and diameter of the node of 
Ranvier are 1 μm and 1.9 μm, respectively. With the surface area of the node of Ranvier, 
the electrical parameters of the axon model can be calculated.  
Fig. 8.2 shows the finite-element schematic of the double-cable axon array with 
11 nodes of Ranvier for Cadence simulation (Cadence Design System Inc., San Jose, CA). 
While various shapes of stimulus waveforms from the stimulation electrode change the 
potentials in the tissue, these extracellular potentials will be applied to each node of 
Ranvier to increase the transmembrane potential and evoke neural responses. 
  
 
Fig. 8.2. Finite-element schematic of the double-cable axon array for Cadence simulation. 
  
 In this modeling, 11 nodes of Ranvier were designed and simulated instead of 21 




















the extracellular potential and intracellular current from neighboring nodes of Ranvier. 
The results showed that the errors of the extracellular stimulation that come from outside 
of 6
th
 neighboring nodes can be negligible (< 1%). Therefore, using 11 nodes of Ranvier 
will guarantee the accuracy of the model while offering simple simulation steps.      
Fig. 8.3 shows the conceptual tissue model with a stimulation electrode and axon 
arrays. For extracellular stimulation, tissue potentials that vary depending on stimulus 
waveforms from the stimulation electrode were calculated along the length of each axon 
by using COMSOL simulation (COMSOL Inc., Burlington, MA). Then, the extracellular 
potentials are applied to the array of axon models in Fig. 8.2, resulting in transmembrane 
potential increase and activation [61], [99].  
 
 
Fig. 8.3. Conceptual tissue model with a stimulation electrode and axon arrays.  
 
Fig. 8.4 shows the 3D tissue model for DBS applications with 10 × 10 × 10 mm
3
 
volume as shown in Fig. 8.3. The DBS electrode with 1.27 μm diameter and 1.5 μm 
height was inserted into the tissue along with the electrode shaft. This model utilized a 
homogeneous isotropic tissue conductivity of 0.3 S/m, while a 0.2 mm thick sheath of 
encapsulation tissue with a conductivity of 0.15 S/m surrounded the electrode shaft [100]. 
Fig. 8.5 shows the potential variation in the tissue when 4 mA rectangular current 
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extracted from COMSOL simulation and applied to the outside of the axon model as 
extracellular potentials through Cadence simulation.  
 
  
Fig. 8.4. 3D tissue model for DBS application. 
 
  
(a) Top view (b) Side view 
Fig. 8.5. Time-dependent potential variation in the 3D tissue model with (a) top view and (b) side view. 
 
 In this simulation, I assumed that a collection of model axons were uniformly 
distributed in a matrix oriented perpendicular to the electrode shaft as shown in Fig. 8.6 
[99]. This orientation of axons was used to identify the spatial extent of activation in the 
vertical and horizontal directions relative to the electrode shaft. However, localization of 
activation in axons oriented parallel to the shaft would be ambiguous in the vertical 
136 
 
direction. Therefore, we have assumed that a set of axons, which can be represented as a 
double-cable array, are placed parallel to the y-axis as shown in Fig. 8.3.    
 
 
Fig. 8.6. Cross-sectional view of the tissue model with uniformly distributed axons arrays.  
 
8.1.2. Stimulus Efficiency and Waveform Shape 
Through the tissue model with the stimulation electrode and axon arrays in 
chapter 8.1.1, we simulated and analyzed the stimulus efficiency depending on various 
stimulus waveform shapes. Fig. 8.7 shows how different current stimulus waveforms 
affect the area of tissue activated when consuming the same amount of stimulus energy 
for same pulse width. The decaying-exponential stimuli with different time constants 
(500 μs, 250 μs, and 125 μs) were applied through the electrode along with conventional 
rectangular and decreasing ramp stimuli as shown in Fig. 8.7a. While the extracellular 
potentials, which are generated by stimuli in the tissue, stimulate the axon arrays, the 
neural activation was determined by comparing the increased transmembrane potential of 
each axon with a predefined threshold level. Fig. 8.7b shows that at the same stimulus 
energy (= 1 nJ/Ω) and pulse width (= 1 ms), the decaying exponential with smaller time 




































                              (a)                                                                                        (b) 
Fig. 8.7. (a) Several shapes of stimulus waveforms and (b) area of tissue activated by different stimulus 
waveform shapes when consuming the same amount of stimulus energy. 
 
Model-simulated results of the stimulus energy, injected charge, and peak 
stimulus current by the stimulus waveform shapes to activate the same tissue area (= 2.4 
mm
2
) are shown in Fig. 8.8, while sweeping the stimulus pulse width from 0.1 ms to 1.5 
ms. Fig. 8.8a and Fig. 8.8b show that the decaying-exponential stimulus with smaller 
time constant can activate the same tissue area with smaller stimulus energy and injected 
charge when the pulse width is larger than 0.4 ms, enabling both energy-efficient and safe 
stimulation. At 1.5 ms pulse width, the decaying-exponential stimulus requires 40 ~ 70% 
less stimulus energy and 30 ~ 78% less injected charge in activating the same tissue area 
compared to other stimulus waveforms, while requiring higher peak amplitude of 
stimulus current as shown in Fig. 8.8c, which can be accomplished by charging the 
storage capacitors to higher target voltages in the SCS system. All waveforms show 
similar stimulus efficiencies with small pulse width (< 0.4 ms). However, since our SCS 
system can achieve higher stimulator efficiency with the inductive capacitor charger and 
charge-based stimulation, the overall stimulation efficiency, which is the product of the 
stimulator efficiency (before electrodes) and the stimulus efficiency (after electrodes), 






















































                                         (a)                                                                                     (b) 
 
  (c) 
Fig. 8.8. Model-simulated results of (a) stimulus energy, (b) injected charge, and (c) peak stimulus current 
by stimulus waveform shapes to activate same tissue area of 2.4 mm
2
, while sweeping the pulse width. 
 
8.2. In Vivo Electrical Stimulation with SCS 
To demonstrate the power-efficient charge-based stimulation capability of the SCS 
system, in vivo animal experiments were conducted with an anesthetized cat for brain stimulation. 
The SCS system provided the decaying-exponential stimulus to the posterior limb of the internal 
capsule, which is an area of white matter in the brain containing ascending and descending axons, 
and the evoked neural activities in the contralateral arm muscles generating electromyography 
(EMG) were recorded through a commercial recording setup. We also measured the EMG signal 
with conventional voltage stimulation and compared the results with the SCS cases. Fig. 8.9 
shows the overall test setup for in vivo electrical stimulation with automatic recording and 





















































































Fig. 8.9. Overall test setup for in vivo electrical stimulation with automatic recording and stimulating 
functions. 
 
In Fig. 8.9, a custom-designed power transmitter (Tx) provides the wireless power to the 
SCS system though the inductive link at 2 MHz frequency, while the graphic user interface (GUI) 
with LabVIEW (National Instruments, Austin, Tx) controls the stimulation parameters through 
forward telemetry. The SCS system, which was populated on 3.4 cm × 2.9 cm PCB, provides the 
decaying-exponential stimulus to the cat’s brain, while the stimulation voltage/current and the 
EMG voltage from cat’s arm muscle were recorded through the amplifier instruments and data 
acquisition (DAQ) system. For brain stimulation, 30 biphasic pulses at 244 Hz including a 272 μs 
cathodic pulse followed by a 500 ~ 800 μs charge-balancing anodic pulse were applied, while 
sweeping the cathodic peak stimulation amplitude in a random manner by charging the negative 
storage capacitor in SCS between -0.4 V and -1.5 V with 0.1 V resolution. We repeated this 
stimulation experiment 5 times and calculated the averaged EMG voltage and stimulus energy. 
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To verify the effects of SCS storage capacitance, we also changed the SCS storage capacitance to 
1 μF, 2 μF, 5 μF, and 10μF, with which smaller capacitance results in smaller time constant in the 
decaying-exponential stimulus. Fig. 8.10 shows the measured biphasic stimulation voltage and its 
corresponding EMG signal from arm muscle, when -1.2 V peak cathodic-first stimulation pulses 
were applied to the cat’s brain. The EMG response in Fig. 8.10b increased up to 8 mV after ~20 






Fig. 8.10. Measured waveforms of (a) the -1.2 V peak biphasic stimulation pulses and (b) the EMG signal 
from arm muscle. 
  
 Fig. 8.11 shows how the decaying-exponential stimulus from SCS affects the stimulus 
efficiency with in vivo EMG results, while comparing to the conventional voltage-regulated 
stimulation. The recorded EMG signals were rectified and integrated over time, which were 
averaged through 5 trials. While using higher storage capacitance in SCS results in the decaying-
exponential stimulus with larger time constant, the conventional hardwired stimulator provides 









































 in arm muscle
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threshold level, which depends on stimulus shapes as well as peak stimulus voltage. The 
conventional voltage-regulated stimulator shows the lowest threshold voltage than the decaying-
exponential stimulus from the SCS system, while smaller SCS storage capacitance results in the 






Fig. 8.11. In vivo experiment results with SCS. (a) Integrated EMG voltage vs. peak stimulus voltage, (b) 
Stimulus energy vs. peak stimulus voltage, and (c) integrated EMG voltage vs. stimulus energy graphs.   
 
However, the decaying-exponential stimulus was injecting smaller stimulus energy than 
the rectangular voltage stimulus when the peak stimulation voltages are the same, as shown in Fig. 


















































































8.11b. Therefore, the EMG signals from both rectangular and decaying-exponential stimuli were 
compared with the injected stimulus energy in Fig. 8.11c. The EMG responses of both stimulus 
shapes become similar when consuming the same amount of stimulus energy. These results are 
matched with the model-simulated results in Fig. 8.8a that both rectangular and decaying-
exponential stimulus waveforms have similar stimulus efficiencies with small pulse width 
(< 0.4 ms), while higher stimulator efficiency of the SCS system can further improve the overall 
efficiency with the decaying-exponential stimulus.   
8.3. In Vivo Wireless Optogenetics with SCS 
In order to verify the capability of power-efficient optogenetics with the SCS 
system, in vivo acute animal experiments were performed with the optrode array and 
additional recording setup, described in Fig. 7.25. For optogenetics animal experiments, 
rodent subjects (Sprague-Dawley rats) were viral-transfected with channelrhodopsin-2 
(ChR2) to enable light sensitivity. Fig. 8.12 shows the optogenetics test setup including 
the 3D optrode array with waveguides, the SCS system, and the external power Tx with 
the inductive link.  
 
 
                       (a)                                          (b)                                                         (c)  
Fig. 8.12. Optogenetics test setup with (a) the 3D optrode array with waveguides, (b) the SCS system, and 
(c) the external power Tx and inductive link.  
 
Fig. 8.13 shows the in vivo experiment setup for optogenetic to the brain (visual 
cortex, V1) of an anesthetized rat with the SCS system. The inductive link provides the 
wireless power and data to the SCS system via a twisted pair of connection wires, while 
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the SCS provides high instantaneous power to the LEDs, generating and delivering 
sufficient light to the selective target area in the brain through micro-needle waveguides.  
 
 
Fig. 8.13. In vivo experiment setup for optogenetic experiment on an anesthetized viral-transfected rat with 
the SCS system. 
 
 Fig. 8.14 shows the LED driving voltage, VLED, for optical stimulation with SCS 
and light-induced in vivo local field potential (LFP) results. The LFP below 500 Hz was 
recorded using an optrode array with waveguides in the brain of the rat when the SCS 
system drove micro-LEDs with a 0.5 ms pulse train for 100 ms at 1 Hz and VLED = 2.7 
Vpeak and 3.2 Vpeak, as shown in Fig. 8.14a. While no significant neural modulation was 
observed with VLED = 2.7 Vpeak, the higher VLED (= 3.2 Vpeak) resulted in higher light 
intensity from micro-LEDs to deliver sufficient irradiance (≥ 1 mW/mm
2
) through the 
micro-needle waveguide for light-evoked neural response in the selective target tissue, 
leading to larger LFP variations in Fig. 8.14b, which verified the efficacy of optical 







Fig. 8.14. (a) LED driving voltage, VLED, for in vivo optogenetics with SCS and (b) light-induced local field 
potentials (LFP) with VLED = 2.7 Vpeak and 3.2 Vpeak.   
 
 To visualize neural oscillations generated by the SCS system with optrode arrays 
clearly, we also measured instantaneous phases of the light-induced LFP with VLED = 2.7 
Vpeak and 3.2 Vpeak at 1 ~ 25 Hz based on Hilbert Transform as shown in Fig. 8.15. While 
the SCS system provides 100 ms optical stimulation at 1 Hz, the instantaneous phases of 
each trial were labeled with different color coding in Fig. 8.15c. In Fig. 8.15a, no phase 
consistency of neural recording was observed because the micro-LEDs with VLED = 2.7 
Vpeak could not emit sufficient light to the target tissue for stable optogenetics. On the 
contrary, the light-induced LFP with VLED = 3.2 Vpeak in Fig. 8.15b showed clear 
synchronization of instantaneous phases over trials, which was aligned based on the 



















































                                             (a)                                                                                 (b) 
 
(c) 
Fig. 8.15. Instantaneous phase of light-evoked LFP at low frequency band (1 ~ 25 Hz) with (a) VLED = 2.7 






CONCLUSIONS AND FUTURE WORKS 
This dissertation focuses on developing innovative circuit- and system-level 
techniques for power-efficient wireless neural stimulating systems with inductive power 
transmission, which has resulted in several journal and conference publications [65], [69], 
[101]-[111]. The proposed AC-to-DC converters such as an active rectifier, an active 
voltage doubler, and an adaptive reconfigurable voltage doubler/rectifier (VD/REC) 
significantly improve the power conversion efficiency (PCE) and extend the inductive 
power transmission range, while the power-management circuits including these AC-to-
DC converters can be utilized for not only wireless neural stimulating systems but also 
various inductive powered applications. The adaptive wireless neural stimulating system 
with closed-loop supply control enables safe and accurate current-based stimulation, 
while adopting adaptive supply control to automatically adjust stimulation compliance 
voltages by detecting stimulation site potentials, improving the stimulator efficiency. The 
proposed switched-capacitor stimulating (SCS) system takes advantage of both high 
efficiency and safety by utilizing an inductive capacitor charger and charge-based 
stimulation, leading to power-efficient electrical and optical stimulation. This chapter 
summarizes the results and scientific contributions of this dissertation, followed by future 
works. 
9.1. Conclusions 
9.1.1. Power-management Circuits with Inductive Power Transmission 
An integrated power-efficient full-wave active rectifier equipped with offset-
controlled high speed comparators was presented for inductively powered applications, 
such as RFID and IMD. The main switches in this rectifier are driven by a pair of 
comparators, which keep them closed precisely, while compensating for both turn-on and 
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turn-off propagation delays of the comparators by a pair of programmable offsets. As a 
result, the rectifier conducts for the maximum possible period of time and delivers 
maximum forward current to the load, while minimizing the back current. In addition, the 
sizes of the rectifying transistors were optimized for minimizing their Ron and switching 
losses at the rectifier operating frequency. We have reported the highest measured PCE of 
80.2% with 3.12 V DC output across a 500 Ω load from a 3.8 V AC input at 13.56 MHz.  
While comparator-based active rectifiers are considered the most promising 
solutions to achieve not only high PCE but also low dropout voltage in inductive power 
transmission, these active rectifiers need peak input voltage that should always be higher 
than the desired output voltage. This will limit the operation range and safe voltages of 
most inductively powered devices, such as IMDs and RFID tags, which tend to have 
weakly coupled links. In order to overcome this limitation, we have also developed a 
fully integrated power-efficient active voltage doubler with triple offset-controlled 
functions, which can offer high PCE and low dropout voltage comparable to active 
rectifiers, while increasing the output voltage, VOUT, well above the peak input voltage, 
VIN,Peak. Three different offset control functions, built in the comparators, compensate for 
their turn-on and turn-off delays to maximize forward current to the load, while ensuring 
the reliable turn-off operation. In addition, a novel startup circuit has been added to the 
voltage doubler to guarantee its reliable initial operation as a passive voltage doubler 
when VOUT = 0 V. The relationship between the active voltage doubler PCE, dropout 
voltage, and several power loss factors has also been analyzed to provide designers with 
better insight towards maximizing the PCE. With 1.46 V peak AC input at 13.56 MHz, 
the active voltage doubler provides 2.4 V DC output across a 1 kΩ load, achieving the 
highest PCE = 79% ever reported at this frequency.  
Inductive power transmission across the skin is considered the most promising 
solution for providing sufficient power to IMDs without suffering from size and power 
constraints of implanted batteries. However, large variations in the received voltage 
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across the secondary coil, which mainly result from coil misalignments or loading 
variations, can lead to insufficient supply voltage for the IMD. In order to overcome this 
limitation, we have developed a power-efficient adaptive reconfigurable active voltage 
doubler/rectifier, which can automatically change its operating mode to operate either as 
a voltage doubler or a rectifier, depending on which one is more suitable for generating 
the desired output voltage at the highest possible PCE, enabling robust power 
transmission across the inductive link over an extended range. The presented VD/REC 
has been equipped with active diodes, in which high speed comparators synchronously 
control MOS switches at proper times thanks to their turn-on and turn-off offset 
functions, achieving high PCE and low dropout voltage. Measured results while 
sweeping the coils relative distance and orientation clearly verify that using the VD/REC 
extends the inductive power transmission range in both air and muscle environments. In 
an exemplar setup, VD/REC extended the power transmission range by 33% (from 6 cm 
to 8 cm) in relative coil distance and 41.5% (from 53° to 75°) in relative coil orientation 
compared to using the rectifier alone. While providing 3.1 V DC output across a 500 Ω 
load from 2.15 V (VD) and 3.7 V (REC) peak AC inputs at 13.56 MHz, VD/REC 
achieved measured PCE of 70% and 77%, respectively. 
Moreover, the proposed power-management circuits including the aforementioned 
active AC-to-DC converters were adopted in several wireless biomedical microsystems 
developed in GT-bionics lab, such as a wireless integrated neural-recording system 
(WINeR) in [65] and an intraoral tongue-drive system (iTDS) in [69], to provide 
sufficient wireless power through the inductive link while achieving high PCE. The 
power-management circuits in these biomedical microsystems have been equipped with 
additional features such as low-dropout regulators (LDO), forward and back data 
telemetry, an overvoltage protection circuit, and battery charging and monitoring circuits.  
149 
 
9.1.2. Wireless Neural stimulating System with Adaptive Supply 
Control 
Current-controlled stimulators (CCS) have been widely used in implantable 
electrical stimulators because of their precise current control and safe operation. However, 
CCS suffers from low power efficiency, which mainly results from the large voltage drop 
across the output current sources, especially when the necessary stimulation voltage is 
much smaller than the supply voltage. In order to improve the CCS power efficiency, we 
have proposed an internal closed loop system for adaptive control of the stimulator 
supply voltage slightly above the peak of the stimulation voltage. 
This mechanism significantly reduces the power loss in the CCS current sources, 
helping the CCS achieve high stimulation efficiency regardless of the stimulation voltage 
levels, while taking advantage of its safety features, completed by adopting the active 
charge balancing mechanism to neutralize the residual charge. The adaptive supply 
voltage has been generated directly from the inductive link using the proposed adaptive 
rectifier, which has high measured AC-DC PCE for the multilevel DC output thanks to 
the phase control feedback. The wireless stimulating system also includes a voltage 
readout channel to close the on-chip control feedback loop as well as the amplitude-shift-
keying (ASK) demodulation block for forward data telemetry.  
A 4-ch wireless stimulating system prototype was fabricated in a 0.5-μm 3M2P 
standard CMOS process, occupying 2.25 mm
2
. With 5 V peak AC input at 2 MHz, the 
adaptive rectifier provides an adjustable DC output between 2.5 V and 4.6 V at 2.8 mA 
loading, resulting in measured PCE of 72 ~ 87%. The adaptive supply control increases 
the stimulation efficiency up to 30% higher than a fixed supply voltage to 58 ~ 68%. 
Bench-top and in vitro measurement results of a fabricated prototype verified that the 
proposed inductively powered wireless stimulating system with adaptive supply control 
was fully functional and improved the overall power efficiency of wireless stimulators for 
applications such as DBS and cochlear implants. 
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9.1.3. Power-efficient Switched-capacitor Stimulating (SCS) System 
We have proposed a wireless switched-capacitor stimulating (SCS) system, which 
takes advantage of high efficiency, high driving capability, and safety, for both electrical 
and optical deep brain stimulation. The proposed SCS system efficiently charges storage 
capacitor pairs directly from the inductive link through a dual-control inductive capacitor 
charger, while connecting negative and positive capacitors alternately to the tissue for 
charge-based stimulation, improving stimulator efficiency (before electrodes). A charge 
monitoring circuit measures the amount of charge injected and withdrawn, and adaptively 
changes the stimulus pulse width to neutralize the residual charge in the tissue, ensuring 
charge balancing. The SCS system also utilizes on-off-keying pulse-position-modulated 
(OOK-PPM) forward telemetry and load-shift-keying (LSK) back telemetry for robust bi-
directional wireless data communication, while an on-chip timing controller and power 
management unit enable the fully integrated wireless SCS system-on-a-chip.  
 Tissue modeling and stimulus efficiency analysis have proven that a decaying-
exponential stimulus shape, which can be generated by SCS without consuming 
additional power, requires smaller stimulus energy and injected charge to activate the 
same tissue area compared to conventional rectangular and ramp stimuli, improving 
stimulus efficiency (after electrodes). A 4-ch wireless SCS system in 0.35 μm CMOS 
process achieved high stimulator efficiency of 80.4% with ±2 V capacitor pairs, while the 
decaying-exponential stimulus requires smaller stimulus energy (40~70% less) and 
injected charge (30~78% less) to activate the same tissue area than other stimuli when the 
pulse width is 1.5 ms. With smaller pulse width (< 0.4 ms), all stimulus waveforms show 
similar stimulus efficiencies, while our SCS system can achieve higher stimulator 
efficiency than the conventional CCS. The SCS system has also been utilized for power-
efficient wireless optogenetics by periodically discharging capacitors into high-current 
micro-LED arrays. In vivo results verify the efficacy of the SCS for both electrical and 
optical stimulation.  
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9.2. Future Works 
While the SCS system has been utilized for in vivo animal experiments for both 
electrical and optical stimulation with anesthetized animal subjects in chapter 8, the SCS 
system will be also utilized for freely moving animal experiments to prove its stimulating 
function in practical in vivo condition for behavioral responses. The SCS system receives 
wireless power through the weakly coupled inductive link that can be misaligned due to 
animal’s movements, resulting in variation of transferred power. To address this issue, 
the SCS system adopted the closed-loop power control technique with LSK back 
telemetry capability, which should be further tested with a custom-designed external 
power Tx. In freely moving animal experiments, the animal subject will wear a jacket 
with a backpack, which includes the power Tx with RFID functions, the external battery, 
and the primary (transmitter) coil, while the secondary (receiver) coil and the SCS chip 
(headstage) will be placed on the back and head of the animal subject, respectively, 
providing the stimulation pulses to either electrodes or micro-LEDs in the brain, as 
shown in Fig. 9.1.     
 
 
Fig. 9.1. Freely moving animal experiment setup with the backpack for wireless powering. 
 
In addition, the wireless SCS chip will be used for the system-level integration of 














chronic implantation in the brain of small freely behaving animals. The integrated SCS 
system will be capable of providing both electrical and optical stimuli efficiently, while 
additional neural-recording setup will simultaneously record and monitor multichannel 
neural signals in real time through the wireless interface. The wireless SCS system will 
be populated on the flexible-substrate PCB using the flip-chip technique to minimize the 
implant size (< 2cc), and the power receiving coil will be fabricated on the same flexible-
substrate PCB, which will be folded to form the compact chronic implant for closed-loop 
neuromodulation. Innovative packaging strategies to minimize bioreactivity, biofouling, 
and mechanical mismatches between the devices and tissue will be also developed by our 
collaborators to maintain the long-term reliability and stability of the system. 
Regarding the decaying-exponential stimulus waveforms of the SCS system, its 
stimulation effects should be further measured through several additional in vivo animal 
experiments. These results will be compared with other conventional voltage- or current-
regulated stimulation as well as previous animal experiment data to ensure reliable and 
trustful in vivo results, while verifying the energy-efficient stimulus waveform in the SCS 
system.     
In the distributed stimulating system, we have already fabricated the improved 
distributed stimulator chip in TSMC 0.35-µm standard CMOS process. The fully on-chip 
distributed stimulator IC module includes a power-management block, current stimulator, 
and forward/back telemetry, occupying only 2.4 mm × 1.1 mm, which can be placed near 
each DBS electrode for distributed stimulating function. The distributed stimulator IC 
should be fully characterized, and the overall distributed stimulating system prototype, in 
which several IC modules are connected in series through only two input wires, will be 






PCE ANALYSIS OF THE ACTIVE RECTIFIER 
In this section we derive (2.1) and (2.3) for PCE analysis using simplified rectifier 
waveforms, shown in Fig. A.1. D is the rectifier switching duty cycle, Dcharge is the 
charging duty cycle, T = 1/2fc is the period of the full-wave rectified signal, and TPHL and 
TPLH are the delays in high-to-low and low-to-high transitions of the comparator output 
(VOUT), respectively.  
 
 
Fig. A.1. Simplified voltage waveforms of the active rectifier used in the PCE theoretical analysis. To 
simplify the equations, we have assumed V  0 V. 
 
In this model, we assume: 1) VIN is sinusoidal, 2) RL is constant, 3) CL is large 
enough to maintain VREC almost constant despite the rectifier operation, and 4) the rising 
and falling times of the comparator output are negligible compared to T (or they have 
been included in TPHL and TPLH). The rectifier turns on (i.e. conducts) from Ta to Td = DT 
and turns off from Td to Te = T – DT. The assumption is that the additional charge that is 
stored in CL during DT maintains VREC constant while the rectifier is supplying RL for the 
T (VIN1>VIN2)
















































             
(A.1)
 where Ta = (T-DT+TPHL+TPLH)/2, Td = (T+DT+TPHL+TPLH)/2, and Te = (3T-
DT+TPHL+TPLH)/2 are indicated on Fig. A.1. The sinusoidal input voltage, VIN, can be 
expressed as, 
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 (A.3) 
If TPLH = 0, Dcharge would be the same as D because the rectifier only supplies 
RLCL during its conducting period. However, with TPLH > 0, the back current can 
discharge CL when VREC > |VIN|. In Fig. A.1, the back current from Tc to Td (D2T) 
discharges CL as much as the forward current from Tb to Tc (D1T) charges CL. Therefore, 
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     By solving (A.1)-(A.5) for Tb using MATLAB, Dcharge can be expressed as, 
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(A.6) 
Note that even though the input current from Tb to Td does not affect VREC, Ron 
power losses still occur during this period (D1T+D2T). Therefore, the Ron loss term with 
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(A.7) 
where the first, second, and third terms of the right-hand side equation correspond to the 
Ron loss during DchargeT, D1T, and D2T, respectively. If TPLH = 0, the second and third 
terms will be eliminated because Tb = Tc = Td. Therefore, using (A.1)-(A.7), the Ron loss 
in (2.1) can be expressed as a function of D.   
Ronp + Ronn can also be represented as a function of Wp = Wn, 
1
( ) ( )
min min
onp onn
p p REC ThP n REC ThN
L L
R R
W k V V k V V
 
   
   
                    (A.8) 
where Lmin is the length of the PMOS and NMOS transistors. By substituting Wp with 
(A.8), the switching loss term, PLoss,Cgp, in (2.1) can be expressed as a function of D, 
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(A.9) 
Therefore, by substituting (A.7) and (A.9) in (2.1) and differentiating it with 
respect to D, we can obtain the optimized D for minimum power loss inside the rectifier. 
Using the optimal D, the optimal Wp can be derived from (A.3) and (A.8), and the 
maximum PCE can be calculated from (2.3) by minimizing the power loss in (2.1).   
 
PCE ANALYSIS OF THE ACTIVE VOLTAGE DOUBLER 
In this section, we calculate the PCE in (2.5) and VDrop in (2.4) using simplified 
voltage doubler waveforms shown in Fig. A.2. In this analysis, D is the voltage doubler 




Fig. A.2. Simplified voltage waveforms of the active voltage doubler for the theoretical PCE analysis. 
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In this simplified model, we assume: 1) VIN(t) is sinusoidal, 2) CL and CIN are 
large enough to maintain VOUT and VCin almost constant during T/2, i.e. V  0 V. 3) 
comparators turn on and off their pass transistors, P1 and N1, at ideal times and their 
outputs, VCP and VCN, have negligible rising and falling times, and 4) VVD,peak - VOUT = VSS 
- VVD,min, therefore, VCin can be expressed as VOUT/2.  
 For this analysis, we also used the optimal size ratio of P1 and N1 in [64] which 
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While (2.6) and (2.7) can be solved directly by knowing circuit parameters, D 
needs to be derived to obtain PTr.Ron in (2.8), 
  
     
 
 
     
 
                                                     












    












                                          
The charging current flowing through pass transistors, P1 and N1, needs to be the 
same as the total output and dissipated currents of the voltage doubler. Therefore,  
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In (A.14), VVD(t) can be written as, 
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By substituting (A.15) in (A.14), D can be obtained with given values of Ronp, RL, 
and VOUT from,   
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where PCMP and PTr,sw can be approximated from the simulation results and (2.7), 
respectively. Then, we can solve PTr.Ron in (2.8) using D from (A.16), and the PCE can be 
calculated by substituting (2.6) - (2.8) in (2.5). In addition, using MATLAB we can easily 
try various Ronp values (e.g. by changing Wp) and find the optimal size of the pass 
transistors, which results in minimum power loss and maximize the PCE. VDrop can also 
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